ISL51002 datasheet(29/32 Pages) INTERSIL

29 / 32 page

December 22, 2006

Once the serial address has been transmitted and

acknowledged, one or more bytes of information can be

written to or read from the slave. Communication with the

selected device in the selected direction (read or write) is

ended by a STOP command, where SDA rises while SCL is

high (Figure 3), or a second START command, which is

commonly used to reverse data direction without

relinquishing the bus.

Data on the serial bus must be valid for the entire time SCL

is high (Figure 5). To achieve this, data being written to the

ISL51002 is latched on a delayed version of the rising edge

of SCL. SCL is delayed and deglitched inside the ISL51002

for three crystal clock periods (120ns for a 25MHz crystal) to

eliminate spurious clock pulses that could disrupt serial

communication.

When the contents of the ISL51002 are being read, the SDA

line is updated after the falling edge of SCL, delayed and

deglitched in the same manner.

Configuration Register Write

Figure 6 shows two views of the steps necessary to write

one or more words to the Configuration Register.

Configuration Register Read

Figure 7 shows two views of the steps necessary to read one

or more words from the Configuration Register.

SCL

SDA

START

STOP

FIGURE 3. VALID START AND STOP CONDITIONS

SCL FROM

HOST

DATA OUTPUT

FROM TRANSMITTER

DATA OUTPUT

FROM RECEIVER

START

ACKNOWLEDGE

FIGURE 4. ACKNOWLEDGE RESPONSE FROM RECEIVER

SCL

SDA

DATA STABLE

DATA CHANGE

DATA STABLE

FIGURE 5. VALID DATA CHANGES ON THE SDA BUS

ISL51002

ISL51002 bảng dữ liệu(PDF) 29 Page - Intersil Corporation

ISL51002 bảng dữ liệu(HTML) 29 Page - Intersil Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL