COM20019IP datasheet(54/81 Pages) SMSC

54 / 81 page

TIMING DIAGRAMS

DISCONTINUED DATASHEET

AD0-AD2,

VALID

VALID DATA

nCS

ALE

t2,

D3-D7

DIR

t10

t11

t12

nDS

t13

t14

Note 2

Parameter

min

max

units

t10

t11

t12

t13

t14

Address Setup to ALE Low

Address Hold from ALE Low

nCS Setup to ALE Low

nCS Hold from ALE Low

ALE Low to nDS Low

nDS Low to Valid Data

nDS High to Data High Impedance

Cycle Time (nDS Low to Next Time Low)

DIR Setup to nDS Active

DIR Hold from nDS Inactive

ALE High Width

ALE Low Width

nDS Low Width

nDS High Width

4TARB

MUST BE: RBUSTMG bit = 0

TARB is the Arbitration Clock Period

TARB is identical to Topr if SLOW ARB = 0

TARB is twice Topr if SLOW ARB = 1

The Microcontroller typically accesses the COM20019 on every other cycle.

Therefore, the cycle time specified in the microcontroller's datasheet

should be doubled when considering back-to-back COM20019 cycles.

Note 1:

Topr is the period of operation clock. Same as the XTAL1 period.

Note 2:

Read cycle for Address Pointer Low/High Registers occurring after an access

to Data Register requires a minimum of 5TARB from the trailing edge of nDS to

the leading edge of the next nDS.

COM20019IP bảng dữ liệu(PDF) 54 Page - SMSC Corporation

COM20019IP bảng dữ liệu(HTML) 54 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL