LAN91C95 datasheet(73/144 Pages) SMSC

tên linh kiện	LAN91C95

Giải thích chi tiết về linh kiện	ISA/PCMCIA Full Duplex Single-Chip Ethernet and Modem Controller with RAM

PDF	144 Pages

Scroll/Zoom	100%

nhà sản xuất	SMSC [SMSC Corporation]

Trang chủ	http://www.smsc.com

Logo

73 / 144 page

I/O SPACE - BANK2

OFFSET

NAME

TYPE

SYMBOL

FIFO PORTS REGISTER

READ ONLY

FIFO

This register provides access to the read ports of the Receive FIFO and the Transmit completion FIFO. The

packet numbers to be processed by the interrupt service routines are read from this register.

HIGH

BYTE

REMPTY

RX FIFO PACKET NUMBER

LOW

BYTE

TEMPTY

TX DONE PACKET NUMBER

REMPTY - No receive packets queued in the RX

FIFO. For polling purposes, uses the RCV_INT bit

in the Interrupt Status Register.

TOP OF RX FIFO PACKET NUMBER - Packet

number presently at the output of the RX FIFO.

Only valid if REMPTY is clear. The packet is

removed

from

the

FIFO

using

MMU

Commands 3) or 4).

TEMPTY - No transmit packets in completion

queue. For polling purposes, uses the TX_INT bit in

the Interrupt Status Register.

TX DONE PACKET NUMBER - Packet number

presently at the output of the TX Completion FIFO.

Only valid if TEMPTY is clear. The packet is

removed when a TX INT acknowledge is issued.

NOTE: For software compatibility with future

versions, the value read from each FIFO register is

intended to be written into the PNR as is, without

masking higher bits (provided TEMPTY and

REMPTY = 0 respectively).

LAN91C95 bảng dữ liệu(PDF) 73 Page - SMSC Corporation

LAN91C95 bảng dữ liệu(HTML) 73 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL