| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CC1010-RTR1 bảng dữ liệu(PDF) 59 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1010-RTR1 bảng dữ liệu(HTML) 59 Page - Texas Instruments |
|
59 / 152 page ![]() CC1010 SWRS047 Page 59 of 152 16.3 Timer 2 / 3 with PWM CC1010 also features two timers with pulse width modulation (PWM) outputs. Each timer can generate interrupts, as described in the Interrupts section on page 28. The timers are individually set in one of two modes, timer mode or PWM mode. This is controlled through the bits M2 and M3 in the TCON2 control register shown below. Timer 2 and Timer 3 are enabled individually through the bits TCON2.TR2 and TCON2.TR3. TCON2 (0xA9) - Timer Control register 2 Bit Name R/W Reset value Description 7 - R0 0 Reserved, read as 0 6 - R0 0 Reserved, read as 0 5 - R0 0 Reserved, read as 0 4 - R0 0 Reserved, read as 0 3 TR3 R/W 0 Timer 3 run control 0 : Timer 3 is disabled. The Timer 3 counter is cleared. 1 : Timer 3 is enabled. 2 M3 R/W 0 Timer 3 mode control. 0 : Timer 3 is in timer mode. 1 : Timer 3 is in PWM mode. P3.5 is set to be an output, overriding P3DIR(5) 1 TR2 R/W 0 Timer 2 run control 0 : Timer 2 is disabled. The Timer 2 counter is cleared. 1 : Timer 2 is enabled. 0 M2 R/W 0 Timer 2 mode control. 0 : Timer 2 is in timer mode. 1 : Timer 2 is in PWM mode. P3.4 is set to be an output, overriding P3DIR(4) 16.3.1 Timer Mode Timer 2 / Timer 3 can be set in Timer Mode by clearing the bit TCON2.M2 / TCON2.M3. Timer Mode operation is illustrated in Figure 11. The 16 bit counter is preloaded with T2 and T2PRE (or T3 and T3PRE) as shown. When disabling the timer through clearing TCON2.TR2 (or TCON2.TR3) the counter is also preloaded. The counter value cannot be read by software. When the counter underflows (decrements from a zero value), it is loaded with the contents of T2 / T3 and T2PRE / T3PRE, and the interrupt request bit EXIF.TF2 / EXIF.TF3 is set by hardware. The interrupt request must be cleared by software. In Timer mode, interrupts are generated with an interval as given by TnINT , where n ⊆{2,3} : ( ) system nInt f T 1 256 255 + + ⋅ ⋅ = Tn TnPRE As long as TnPRE and Tn are set before TCON.TRn, the first interrupt is generated TnINT after enabling the timer and then with TnINT intervals. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |