ADC34RF52 datasheet(13/105 Pages) TI

13 / 105 page

5.9 Timing Requirements (continued)

Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages.

Typical values are specified at TA = 25°C, ADC sampling rate = 2.6 GSPS, 8x complex decimation single band, 50% clock

duty cycle, AVDD18 = 1.8 V, AVDD12, AVDDCLK, DVDD = 1.2 V and –1-dBFS differential input, unless otherwise noted

PARAMETER

TEST CONDITIONS

MIN

NOM

MAX

UNIT

SERIAL PROGRAMMING INTERFACE (SCLK, SEN, SDIO) - Input

fCLK(SCLK) Serial clock frequency

MHz

tSU(SEN)

SEN to rising edge of SCLK

tH(SEN)

SEN from rising edge of SCLK

tSU(SDIO)

SDIO to rising edge of SCLK

tH(SDIO)

SDIO from rising edge of SCLK

SERIAL PROGRAMMING INTERFACE (SDIO) - Output

t(OZD)

SDIO tri-state to driven

t(ODZ)

SDIO data to tri-state

t(OD)

SDIO valid from falling edge of SCLK

TIMING: SYSREFP/M

ts(SYSREF)

Setup time, SYSREFP/M valid to rising edge

of CLKP/M

th(SYSREF)

Hold time, SYSREFP/M valid to rising edge

of CLKP/M

CML SERDES OUTPUTS: DA[0,1]P/M, DB[0,1]P/M, DC[0,1]P/M, DD[0,1]P/M

fSerdes

Serdes bit rate

0.5

12.8

13.0

Gbps

Random jitter

RPAT, 12.8 Gbps

0.6

Deterministic jitter

RPAT, 12.8 Gbps

14.7

Total jitter, peak-peak

RPAT, 12.8 Gbps

www.ti.com

ADC34RF55

SBAS988 – NOVEMBER 2023

Submit Document Feedback

Product Folder Links: ADC34RF55

ADC34RF52 bảng dữ liệu(PDF) 13 Page - Texas Instruments

ADC34RF52 bảng dữ liệu(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL