công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT89LP2052 bảng dữ liệu(PDF) 49 Page - ATMEL Corporation

tên linh kiện AT89LP2052
Giải thích chi tiết về linh kiện  8-bit Microcontroller with 2/4-Kbyte Flash
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP2052 bảng dữ liệu(HTML) 49 Page - ATMEL Corporation

Back Button AT89LP2052 Datasheet HTML 45Page - ATMEL Corporation AT89LP2052 Datasheet HTML 46Page - ATMEL Corporation AT89LP2052 Datasheet HTML 47Page - ATMEL Corporation AT89LP2052 Datasheet HTML 48Page - ATMEL Corporation AT89LP2052 Datasheet HTML 49Page - ATMEL Corporation AT89LP2052 Datasheet HTML 50Page - ATMEL Corporation AT89LP2052 Datasheet HTML 51Page - ATMEL Corporation AT89LP2052 Datasheet HTML 52Page - ATMEL Corporation AT89LP2052 Datasheet HTML 53Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 90 page
background image
49
3547F–MICRO–6/06
AT89LP2052/LP4052
S
21. Instruction Set Summary
The AT89LP2052/LP4052 is fully binary compatible with the MCS-51 instruction set. The
difference between the AT89LP2052/LP4052 and the standard 8051 is the number of cycles
required to execute an instruction. Instructions in the AT89LP2052/LP4052 may take 1, 2, 3 or 4
clock cycles to complete. The execution times of most instructions may be computed using
Table 21-1.
Table 20-2.
WDTCON – Watchdog Control Register
WDTCON Address = A7H
Reset Value = 0000 XX00B
Not Bit Addressable
PS2
PS1
PS0
WDIDLE
WDTOVF
WDTEN
Bit
7
654
321
0
Symbol
Function
PS2
PS1
PS0
Prescaler bits for the watchdog timer (WDT). When all three bits are cleared to 0, the watchdog timer has a nominal
period of 16K clock cycles. When all three bits are set to 1, the nominal period is 2048K clock cycles.
WDIDLE
Disable/enable the Watchdog Timer in IDLE mode. When WDIDLE = 0, WDT continues to count in IDLE mode. When
WDIDLE = 1, WDT freezes while the device is in IDLE mode.
WDTOVF
Watchdog Overflow Flag. Set when a WDT reset is generated by the WDT timer overflow. Also set when an incorrect
sequence is written to WDTRST. Must be cleared by software.
WDTEN
Watchdog Enable Flag. This bit is READ-ONLY and reflects the status of the WDT (whether it is running or not). The
WDT is disabled after any reset and must be re-enabled by writing 1EH/E1H to WDTRST
Table 20-3.
WDTRST – Watchdog Reset Register
WDTCON Address = A6H
(Write-Only)
Not Bit Addressable
–––
––
Bit
7
654
321
0
The WDT is enabled by writing the sequence 1EH/E1H to the WDTRST SFR. The current status may be checked by reading
the WDTEN bit in WDTCON. To prevent the WDT from resetting the device, the same sequence 1EH/E1H must be written to
WDTRST before the time-out interval expires.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com