WM8955BLGECOSLASHV datasheet(36/44 Pages) WOLFSON

36 / 44 page

WM8955BL

Production Data

PD Rev 4.1 February 2007

STOPPING THE MASTER CLOCK

In order to minimise power consumed in the digital core of the WM8955BL, the master clock should

be stopped in Standby and OFF modes. If this is cannot be done externally at the clock source, the

DIGENB bit (R25, bit 0) can be set to stop the MCLK signal from propagating into the device core.

However, since setting DIGENB has no effect on the power consumption of other system components

external to the WM8955BL, it is preferable to disable the master clock at its source wherever

possible.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R25 (19h)

Power

Management (1)

DIGENB

Master clock disable

0: master clock enabled

1: master clock disabled

Table 27 ADC and DAC Oversampling Rate Selection

NOTE: Before DIGENB can be set, the control bits DACL and DACR must be set to zero and a

waiting time of 1ms must be observed. Any failure to follow this procedure may prevent DACs and

ADCs from re-starting correctly.

OVERSAMPLING RATE

By default, the oversampling rate of the DAC digital filters is 128x. However, this can be changed to

64x by writing to the DACOSR bit. In the 64x oversampling mode, the digital filters consume less

power. However, the signal-to-noise ratio is slightly reduced.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R24 (18h)

Additional Control

(2)

DACOSR

DAC oversample rate select

1 = 64x (lowest power)

0 = 128x (best SNR)

Table 28 Oversampling Rate Selection

SAVING POWER AT LOW SUPPLY VOLTAGES

The analogue supplies to the WM8955BL can run from 1.8V to 3.6V. By default, all analogue circuitry

on the device is optimized to run at 3.3V. This set-up is also good for all other supply voltages down

to 1.8V. However, at lower voltages, it is possible to save power by reducing the internal bias currents

used in the analogue circuitry. This is controlled as shown below.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R23 (17h)

Additional

Control(1)

7:6

VSEL[1:0]

Analogue Bias optimization

00 : Lowest bias current, optimized for 1.8V

01 : Low bias current, optimized for 2.5V

10, 11 : Default bias current, optimized for

3.3V

Table 29 Analogue Bias Selection

WM8955BLGECO/V bảng dữ liệu(PDF) 36 Page - Wolfson Microelectronics plc

WM8955BLGECO/V bảng dữ liệu(HTML) 36 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL