WM8718SEDSSLASHR datasheet(15/32 Pages) WOLFSON

15 / 32 page

WM8718

Production Data

PD Rev 4.3 November 2006

The WM8718 will automatically detect when data with a LRCIN period of exactly 32 BCKINs is

sent, and select 16-bit mode - overriding any previously programmed word length. Word length

will revert to a programmed value only if a LRCIN period other than 32 BCKINs is detected.

In DSP Mode A or DSP Mode B, the data is time multiplexed onto DIN. LRCIN is used as a

frame sync signal to identify the MSB of the first word. The minimum number of BCKINs per

LRCIN period is 2 times the selected word length. Any mark to space ratio is acceptable on

LRCIN provided the rising edge is correctly positioned. (See Figure 10 and Figure 11)

LEFT JUSTIFIED MODE

In left justified mode, the MSB is sampled on the first rising edge of BCKIN following a LRCIN

transition. LRCIN is high during the left data word and low during the right data word.

LEFT CHANNEL

RIGHT CHANNEL

LRCIN

BCKIN

DIN

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 7 Left Justified Mode Timing Diagram

RIGHT JUSTIFIED MODE

In right justified mode, the LSB is sampled on the rising edge of BCKIN preceding a LRCIN

transition. LRCIN is high during the left data word and low during the right data word.

LEFT CHANNEL

RIGHT CHANNEL

LRCIN

BCKIN

DIN

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 8 Right Justified Mode Timing Diagram

2S MODE

In I

2S mode, the MSB is sampled on the second rising edge of BCKIN following a LRCIN

transition. LRCIN is low during the left data word and high during the right data word.

LEFT CHANNEL

RIGHT CHANNEL

LRCIN

BCKIN

DIN

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

1 BCKIN

Figure 9 I

2S Mode Timing Diagram

WM8718SEDS/R bảng dữ liệu(PDF) 15 Page - Wolfson Microelectronics plc

WM8718SEDS/R bảng dữ liệu(HTML) 15 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL