MP2733 datasheet(25/51 Pages) MPSIND

25 / 51 page

MP2733

– 4.5A SW CHARGER WITH I2C CONTROL, NVDC POWER PATH, USB OTG

MP2733 Rev. 1.1

www.MonolithicPower.com

5/18/2023

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

status. The STAT pin function can be disabled

by setting the STAT_EN bit to 0.

Table 2: Operation Indications

STAT

Charging State

Low

Charging

High

Charging complete, charge

disabled, input OVP, battery

discharge standby mode

Blinking at

1Hz

Charging suspended (battery OVP,

system OVP, timer fault, NTC fault,

or NTC float)

Interrupt to Host (INT)

The MP2733 also has an alert mechanism that

can output an interrupt signal via the INT pin to

notify the system of updates by outputting a

256μs, low-state INT pulse. Events that can

trigger an INT output are listed below:

• Good input source detected

• DP/DM USB detection completed

• Input removed

• Charge completed

• NTC floats

• VINPPM or IINPPM has been reached

• Any fault in REG0Dh (watchdog timer fault,

OTG fault, thermal shutdown, safety timer

fault, battery OVP fault, NTC fault) has

occurred

If a fault occurs, the charger sends out an INT

signal. The fault status is not latched, meaning

that the fault status is cleared when the fault

condition is removed.

Safety Timer

The MP2733 provides both a pre-charge and

complete

charge

safety

timer

prevent

extended charging cycles due to abnormal

battery conditions. The total safety timer for both

trickle charge and pre-charge is 1 hour when

VBATT is below VBATT_PRE. The complete charge

safety timer starts when the battery enters

constant current charge. The user can configure

the constant current charge safety timer via

CHG_TMR (REG08h, bits[2:1]). If the safety

timer function is not used, it can be disabled by

EN_TIMER (REG08h, bit[0]) while initializing

charger configuration.

The safety timer is reset at the beginning of a

new charging cycle. Before the safety timer

expires, any of the actions listed below can reset

the safety timer:

• A new charge cycle begins by either input

insertion or automatic recharge

• Toggling the CE

--------

pin low, high, then low

(charging enabled)

• Writing CHG_CONFIG (REG04h, bits[5:4])

from 00 to 01 (charging enabled)

• Writing EN_TIMER (REG08h, bit[0]) from 0

to 1 (safety timer enabled)

When safety timer expires, the safety timer fault

bit (REG17h, bit[7]) is set to 1 and INT is

asserted to the host. Writing the BG_EN bit

(REG09h, bit[3]) from 1 to 0 (or re-inserting the

input) re-enables input detection, clears the

safety timer fault, and restarts the safety timer.

The MP2733 automatically adjusts or suspends

the timer if any fault occurs. The timer is

suspended if any of the following conditions are

met:

• The battery enters supplement mode and

VBATT < VSYS_MIN

• Battery OVP occurs

• An NTC hot or cold fault occurs

• The NTC pin is floating

• 0 is written to EN_TIMER (REG08h, bit[0])

The MP2733 provides a way to double the

remaining time left on the timer, which is enabled

by the TMR2X_EN bit. If the input current limit,

input voltage regulation, or thermal regulation

threshold is reached, the remaining time on the

timer is doubled when TMR2X_EN is enabled.

Once the device is cleared of the conditions

listed above, the remaining time returns to the

original setting.

The safety timer does not operate in USB On-

the-Go (OTG) mode.

Watchdog Timer

The MP2733 is a host-controlled device, but it

can operate in a default mode without host

control. In default mode, all registers are set to

the

default

settings,

and

the

WATCHDOG_FAULT command is set to 1.

In host-controlled mode, all the parameters can

be configured by the host. To keep the device in

host mode, the host has to periodically reset the

MP2733 bảng dữ liệu(PDF) 25 Page - MPS Industries, Inc.

MP2733 bảng dữ liệu(HTML) 25 Page - MPS Industries, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL