M41T93 datasheet(11/49 Pages) STMICROELECTRONICS

11 / 49 page

M41T93

Summary description

11/49

1.1

SPI signal description

1.1.1

Serial data output (SDO)

The output pin is used to transfer data serially out of the Memory. Data is shifted out on the

falling edge of the serial clock.

1.1.2

Serial data input (SDI)

The input pin is used to transfer data serially into the device. Instructions, addresses, and

the data to be written, are each received this way. Input is latched on the rising edge of the

serial clock.

1.1.3

Serial clock (SCL)

The serial clock provides the timing for the serial interface (as shown in Figure 18 on

page 40 and Figure 19 on page 40). The W/R Bit, addresses, or data are latched, from the

input pin, on the rising edge of the clock input. The output data on the SDO pin changes

state after the falling edge of the clock input.

The M41T93 can be driven by a microcontroller with its SPI peripheral running in either of

the two following modes:

(CPOL, CPHA) = ('0', '0'), or

(CPOL, CPHA) = ('1', '1').

For these two modes, input data (SDI) is latched in by the low-to-high transition of clock

SCL, and output data (SDO) is shifted out on the high-to-low transition of SCL (see Table 2

on page 10 and <Blue>Figure 6., page 10).

1.1.4

Chip enable (E)

When E is high, the memory device is deselected, and the SDO output pin is held in its high

impedance state.

After power-on, a high-to-low transition on E is required prior to the start of any operation.

M41T93 bảng dữ liệu(PDF) 11 Page - STMicroelectronics