công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS43L21 bảng dữ liệu(PDF) 30 Page - Cirrus Logic

tên linh kiện CS43L21
Giải thích chi tiết về linh kiện  Low Power, Stereo Digital to Analog Converter
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L21 bảng dữ liệu(HTML) 30 Page - Cirrus Logic

Back Button CS43L21 Datasheet HTML 26Page - Cirrus Logic CS43L21 Datasheet HTML 27Page - Cirrus Logic CS43L21 Datasheet HTML 28Page - Cirrus Logic CS43L21 Datasheet HTML 29Page - Cirrus Logic CS43L21 Datasheet HTML 30Page - Cirrus Logic CS43L21 Datasheet HTML 31Page - Cirrus Logic CS43L21 Datasheet HTML 32Page - Cirrus Logic CS43L21 Datasheet HTML 33Page - Cirrus Logic CS43L21 Datasheet HTML 34Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 63 page
background image
30
DS723A1
CS43L21
4.4.3
High-Impedance Digital Output
The serial port may be placed on a clock/data bus that allows multiple masters for the SCLK/LRCK I/O
without the need for external buffers. The 3ST_SP bit places the internal buffers for these I/O in a high-
impedance state, allowing another device to transmit clocks without bus contention.
4.4.4
Quarter- and Half-Speed Mode
Quarter-Speed Mode (QSM) and Half-Speed Mode (HSM) allow lower sample rates while maintaining a
relatively flat noise floor in the typical audio band of 20 Hz - 20 kHz. Single-Speed Mode (SSM) will allow
lower frequency sample rates; however, the DAC's noise floor, that normally rises out-of-band, will scale
with the lower sample rate and begin to rise within the audio band. QSM and HSM corrects for most of
this scaling, effectively increasing the dynamic range of the CODEC at lower sample rates, relative to
SSM.
4.5
Digital Interface Formats
The serial port operates in standard I²S, Left-Justified or Right-Justifieddigital interface formats with varying
bit depths from 16 to 24. Data is clocked into the DAC on the rising edge of SCLK. Figures 14-17 illustrate
the general structure of each format. Refer to “Switching Specifications - Serial Port” on page 16 for exact
timing relationship between clocks and data.
Software
Control:
“Interface Control (Address 04h)” on page 41.
Hardware
Control:
Pin
Setting
Selection
“I²S/LJ” pin 3
LO
Left-Justified Interface
HI
I²S Interface
CS42L51
Transmitting Device #1
Transmitting Device #2
Receiving Device
3ST_SP
SCLK/LRCK
Figure 13. Tri-State SCLK/LRCK
LRCK
SCLK
MS B
LS B
MS B
LS B
AOUTA / AINxA
L e ft C h an ne l
R ig h t C han ne l
SDIN
AOUTB / AINxB
MSB
Figure 14. I²S Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com