4LS datasheet(56/115 Pages) AMSCO

56 / 115 page

Document Feedback

4LS

Digital Interface

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 55

Figure 79 shows the block diagram of the SPI.

Figure 79:

SPI Functional Block

This interface uses the following signals.

Figure 80:

SPI Signals

Signal

Function

Force Update

Forces the write of the latest data to registers, transferring from shadow to effective memory

MISO

Master In, Slave Out

MOSI

Master Out, Slave In

N_CS

Low active chip select

N_RST_SPI

Low active reset for both SPI interface and all registers

SCLK

Serial interface clock frequency

TSCLK

Serial interface clock period

The command word has a length of 16 bits that contains the address of the register and the data. The

SCLK signal frequency, should not be higher than ¼ of main clock up to 12.5 MHz i.e., if MCLK is

10 MHz, SCLK should be defined to a maximum of 2.5 MHz, however if MCLK is >50 MHz, SCLK

should not exceed 12.5 MHz.

For read and write operations the data is sent from MSB to LSB.

4LS SPI Functional Block

Control Block

N_CS

SCLK

N_RST_SPI

Input Block

Output Block

MOSI

MISO

Read Block

Registers

Force_Update

MCLK

DATA

ADDRESS

4LS bảng dữ liệu(PDF) 56 Page - ams AG

4LS bảng dữ liệu(HTML) 56 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL