4LS datasheet(111/115 Pages) AMSCO

111 / 115 page

Document Feedback

4LS

Acronyms and Abbreviations

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 110

Acronyms and Abbreviations

Figure 155:

Acronyms and Abbreviations

Abbreviation / Acronym

Definition

ADC

Analog to Digital Conversion

B&W

Black and White

CDS

Correlated Double Sampling

CLK

Clock

CMOS

Complementary Metal-Oxide Semiconductor

COB

Chip On Board

CVC

Charge to Voltage Converter

DDR

Double Data Rate

DNL

Differential Non-Linearity

DSNU

Dark Signal Non Uniformity

DTI

Down Time for Integration

Electrical Black

Evaluation Kit

EOR

End of Range

ESD

Electrostatic Discharge

FCT

Full Cycle Timing

FWC

Full Well Capacity

Falling Edge

FPGA

Field Programmable Gate Array

FSD

Full Scale Deviation

HBM

Human Body Model

INL

Integral Non-Linearity

LCD

Liquid Crystal Display

LVAL

Line Valid

LVDS

Low-Voltage Differential Signaling

LSB

Least Significant Bit

MCLK

Main Clock Frequency

MISO

Master In Slave Out

MOSI

Master Out Slave In

MSB

Most Significant Bit

MTA

Minimum Timings Allowed

PCB

Printed Circuit Board

PLL

Phase-Locked Loop

PRNU

Pixel Response Non-Uniformity

4LS bảng dữ liệu(PDF) 111 Page - ams AG

4LS bảng dữ liệu(HTML) 111 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL