công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC68340 bảng dữ liệu(PDF) 123 Page - Freescale Semiconductor, Inc

tên linh kiện MC68340
Giải thích chi tiết về linh kiện  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 bảng dữ liệu(HTML) 123 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 119Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 120Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 121Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 122Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 123Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 124Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 125Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 126Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 127Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 441 page
background image
4- 26
MC68340 USER’S MANUAL
MOTOROLA
Table 4-8. BMTx Encoding
BMT1
BMT0
Bus Monitor Timeout Period
0
0
64 system clocks (CLKOUT)
0
1
32 system clocks
1
0
16 system clocks
1
1
8 system clocks
4.3.2.6 PERIODIC INTERRUPT CONTROL REGISTER (PICR). The PICR contains the
interrupt level and the vector number for the periodic interrupt request. This register can
be read or written at any time. Bits 15–11 are unimplemented and always return zero; a
write to these bits has no effect.
PICR
$022
15
14
13
12
11
10
9876543210
00000
PIRQL2 PIRQL1 PIRQL0
PIV7
PIV6
PIV5
PIV4
PIV3
PIV2
PIV1
PIV0
RESET:
0000000000001111
Supervisor Only
Bits 15–11—Reserved
PIRQL2–PIRQL0—Periodic Interrupt Request Level
These bits contain the periodic interrupt request level. Table 4-9 lists which interrupt
request level is asserted during an IACK cycle when a periodic interrupt is generated.
The periodic timer continues to run when the interrupt is disabled.
Table 4-9. PIRQL Encoding
PIRQL2
PIRQL1
PIRQL0
Interrupt Request Level
0
0
0
Periodic Interrupt Disabled
0
0
1
Interrupt Request Level 1
0
1
0
Interrupt Request Level 2
0
1
1
Interrupt Request Level 3
1
0
0
Interrupt Request Level 4
1
0
1
Interrupt Request Level 5
1
1
0
Interrupt Request Level 6
1
1
1
Interrupt Request Level 7
NOTE:
Use caution with a level 7 interrupt encoding due to the
SIM40's interrupt servicing order. See 4.2.2.7 Simultaneous
Interrupts by Sources in the SIM40 for the servicing order.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com