AD9992BBCZ datasheet(75/92 Pages) AD

75 / 92 page

AD9992

Rev. C | Page 75 of 92

COMPLETE REGISTER LISTING

When an address contains fewer than 28 data bits, all remaining bits must be written as 0s.

Table 29. AFE Registers

Address

Data

Bits

Default

Value

Update

Type

Mnemonic

Description

0x00

[1:0]

SCK

STANDBY

Standby modes:

0: Normal operation.

1: Standby1 mode.

2: Standby2 mode.

3: Standby3 mode.

[2]

CLPENABLE

0: Disable OB clamp.

1: Enable OB clamp.

[3]

CLPSPEED

0: Select normal OB clamp settling.

1: Select fast OB clamp settling.

[4]

FASTUPDATE

0: Ignore CDS gain.

1: Very fast clamping when CDS gain is updated.

[5]

PBLK_LVL

0: Blank data outputs to 0 during PBLK.

1: Blank data outputs to programmed clamp level during PBLK.

[6]

DCBYP

0: Enable input dc restore circuit during PBLK.

1: Disable input dc restore circuit during PBLK.

0x01

[0]

SCK

DOUTDISABLE

0: Data outputs are driven.

1: Data outputs are three-stated.

[1]

DOUTLATCH

0: Latch data outputs using the rising edge of DOUTPHASEP

(DOUTPHASEP register setting).

1: Output latch is transparent.

[2]

GRAY_EN

1: Enable gray encoding of the digital data outputs.

[3]

TEST

Set to 0.

0x02

[0]

SCK

TEST

Do not access, or set to 0.

0x03

[23:0]

FFFFFF

SCK

TEST

Do not access, or set to 0xFFFFFF.

0x04

[2:0]

CDSGAIN

CDS gain setting:

0: −3 dB.

4: 0 dB.

6: +3 dB.

7: +6 dB.

All other values are invalid.

0x05

[9:0]

VGAGAIN

VGA gain, 6 dB to 42 dB (0.035 dB per step).

0x06

[9:0]

1EC

CLAMPLEVEL

Optical black clamp level, 0 to 1023 LSB (1 LSB per step).

0x0D

[0]

CLIDIVIDE

0: No division of CLI.

1: Divide CLI input frequency by 2.

Table 30. Miscellaneous Registers

Address

Data

Bits

Default

Value

Update

Type

Mnemonic

Description

0x10

[0]

SCK

SW_RST

Software reset. Bit self-clears to 0 when a reset occurs.

1: Reset Address 0x00 to Address 0xFF to default values.

0x11

[0]

OUTCONTROL

0: Make all outputs dc inactive.

1: Enable outputs at next VD edge.

0x12

[0]

SCK

RSTB_EN

1: Configure SYNC pin as RSTB input signal.

[4:1]

TEST

Test mode only. Must be set to 0.

0x13

[0]

SCK

SYNCENABLE

1: External synchronization enable (configures Pin D3 as an

input).

[1]

SYNCPOL

SYNC active polarity.

AD9992BBCZ bảng dữ liệu(PDF) 75 Page - Analog Devices

AD9992BBCZ bảng dữ liệu(HTML) 75 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL