PIC18F6410ESLASHPTSQTP datasheet(59/404 Pages) MICROCHIP

59 / 404 page

 2004 Microchip Technology Inc.

Preliminary

DS39635A-page 57

PIC18F6310/6410/8310/8410

TABLE 4-4:

INITIALIZATION CONDITIONS FOR ALL REGISTERS

Applicable

Devices

Power-on Reset,

Brown-out Reset

MCLR Resets

WDT Reset

RESET

Instruction

Stack Resets

Wake-up via WDT

or Interrupt

TOSU

6X10

8X10

---0 0000

---0 uuuu(3)

TOSH

6X10

8X10

0000 0000

uuuu uuuu(3)

TOSL

6X10

8X10

0000 0000

uuuu uuuu(3)

STKPTR

6X10

8X10

uu-0 0000

00-0 0000

uu-u uuuu(3)

PCLATU

6X10

8X10

---0 0000

---u uuuu

PCLATH

6X10

8X10

0000 0000

uuuu uuuu

PCL

6X10

8X10

0000 0000

PC + 2(2)

TBLPTRU

6X10

8X10

--00 0000

--uu uuuu

TBLPTRH

6X10

8X10

0000 0000

uuuu uuuu

TBLPTRL

6X10

8X10

0000 0000

uuuu uuuu

TABLAT

6X10

8X10

0000 0000

uuuu uuuu

PRODH

6X10

8X10

xxxx xxxx

uuuu uuuu

PRODL

6X10

8X10

xxxx xxxx

uuuu uuuu

INTCON

6X10

8X10

0000 000x

0000 000u

uuuu uuuu(1)

INTCON2

6X10

8X10

1111 1111

uuuu uuuu(1)

INTCON3

6X10

8X10

1100 0000

uuuu uuuu(1)

INDF0

6X10

8X10

N/A

POSTINC0

6X10

8X10

N/A

POSTDEC0

6X10

8X10

N/A

PREINC0

6X10

8X10

N/A

PLUSW0

6X10

8X10

N/A

FSR0H

6X10

8X10

---- xxxx

---- uuuu

FSR0L

6X10

8X10

xxxx xxxx

uuuu uuuu

WREG

6X10

8X10

xxxx xxxx

uuuu uuuu

INDF1

6X10

8X10

N/A

POSTINC1

6X10

8X10

N/A

POSTDEC1

6X10

8X10

N/A

PREINC1

6X10

8X10

N/A

PLUSW1

6X10

8X10

N/A

FSR1H

6X10

8X10

---- xxxx

---- uuuu

FSR1L

6X10

8X10

xxxx xxxx

uuuu uuuu

BSR

6X10

8X10

---- 0000

---- uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1:

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt

vector (0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the

hardware stack.

See Table 4-3 for Reset value for specific condition.

Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When

not enabled as PORTA pins, they are disabled and read ‘0’.

PIC18F6410E/PTSQTP bảng dữ liệu(PDF) 59 Page - Microchip Technology

PIC18F6410E/PTSQTP bảng dữ liệu(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL