MPC8347A datasheet(35/108 Pages) FREESCALE

35 / 108 page

MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

8.3.2

MII Management AC Electrical Specifications

Table 33 provides the MII management AC timing specifications.

Figure 15 shows the MII management AC timing diagram.

Figure 15. MII Management Interface Timing Diagram

Table 33. MII Management AC Timing Specifications

At recommended operating conditions with LVDD is 3.3 V ± 10% or 2.5 V ± 5%

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

Notes

MDC frequency

fMDC

—2.5

—

MHz

MDC period

tMDC

—400

—

MDC clock pulse width high

tMDCH

—

MDC to MDIO delay

tMDKHDX

—

170

MDIO to MDC setup time

tMDDVKH

5—

—

MDIO to MDC hold time

tMDDXKH

0—

—

MDC rise time

tMDCR

——

MDC fall time

tMDHF

——

Notes:

1. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tMDKHDX symbolizes management data timing (MD) for the time tMDC from clock reference (K) high (H) until data

outputs (D) are invalid (X) or data hold time. Also, tMDDVKH symbolizes management data timing (MD) with

respect to the time data input signals (D) reach the valid state (V) relative to the tMDC clock reference (K) going

to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter:

R (rise) or F (fall).

2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency

is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is

11.7 MHz and the minimum frequency is 1.7 MHz).

3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for

a csb_clk of 333 MHz, the delay is 58 ns).

MDC

tMDDXKH

tMDC

tMDCH

tMDCR

tMDCF

tMDDVKH

tMDKHDX

MDIO

(Input)

(Output)

MPC8347A bảng dữ liệu(PDF) 35 Page - Freescale Semiconductor, Inc

MPC8347A bảng dữ liệu(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL