AND8020D datasheet(5/18 Pages) AD

5 / 18 page

AND8020/D

http://onsemi.com

TERMINATION OF ECL LOGIC DEVICES

SECTION 2. PARALLEL TERMINATION − EXTERNAL AND INTERNAL

External

Internal

Near (Standard Pair)

Far (Standard Pair)

Near (Standard Pair)

Far (Standard Pair)

VEE

VTT

Vt1

Vt2

Vt1

Vt2

VEE

Vto

(Open)

VEE

(Shorted)

VTT

Parallel termination advantages:

• Method of choice for best circuit performance

• Particularly excellent for driving distributed loads

• Undistorted waveform along the full length of the line

• Decreased power consumption.

Far DC Current Return − VTT

A parallel terminated line is one in which the receiving end

is signal terminated internally or externally (usually to a

voltage VTT) through a resistor (Rt) with a value equal to the

line characteristic impedance (Figure 4). This line also carries

the biasing current for the drivers output far from the driver.

Output current and power dissipation is decreased due to use

of a VTT termination supply. The VTT supply must sustain the

emitter follower output transistor in its active operating region

under all operating conditions. A minimum continuous current

occurs for the most negative VOL, therefore the VTT supply

must remain more negative than the worst case VOLmin and

always sink current.

Standard VTT is 2.0 V below VCC supply. A parallel

resistor, Rt, matching the controlled impedance transmission

line, Z0, connects the signal to the VTT supply. The Parallel

Termination to VTT is shown in Figure 4. The termination

resistors may be internal or external and either ganged into a

Combo pin or offered as Singulated pins. Some devices may

have each internal resistors independently pinned out,

allowing further termination versatility.

Figure 4. Parallel Termination to VTT − Differential and Single−Ended with Combo or Singulated Vt Pins (Far Return)

VTT

Rt = Z0

VTT = VCC −2.0 V

T−Line Z0

VTT

(*or twisted pair)

Driver

Receiver

*T−Line Z0

VTT

(*or twisted pair)

Driver

Receiver

*T−Line Z0

Driver

Receiver

External (Far, Diff.)

Internal Termination Combo Pin (Far, Diff.)

VTT

(*or twisted pair)

Driver

Receiver

*T−Line Z0

Vt1

Internal Termination Singulated Pins (Far, Diff.)

Vt2

External (Far, S.E.)

AND8020D bảng dữ liệu(PDF) 5 Page - Analog Devices

AND8020D bảng dữ liệu(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

bảng dữ liệu tải về

Link URL