STM32U5A5QJ datasheet(29/382 Pages) STMICROELECTRONICS

29 / 382 page

DS13543 Rev 1

29/382

STM32U5Axxx

Functional overview

further access to this area until next system reset. One area per bank can be selected

at the beginning of the secure area.

•

volatile block-based secure flash memory area

Each page can be programmed on-the-fly as secure or nonsecure.

3.4.3

FLASH privilege protection

Each flash memory page can be programmed on the fly as privileged or unprivileged.

3.5

Embedded SRAMs

Six SRAMs are embedded in the STM32U5Axxx devices, each with specific features.

SRAM1, SRAM2, SRAM3 and SRAM5 are the main SRAMs. SRAM4 is in the SRAM used

for peripherals LPBAM (low-power background autonomous mode) in Stop 2 mode.

These SRAMs are made of several blocks that can be powered down in Stop mode to

reduce consumption:

•

SRAM1: 12 64-Kbyte blocks (total 768 Kbytes)

•

SRAM2: 8-Kbyte + 56-Kbyte blocks (total 64 Kbytes) with optional ECC. In addition

SRAM2 blocks can be retained in Standby mode.

•

SRAM3: 13 64-Kbyte blocks (total 832 Kbytes) with optional ECC. When ECC is

enabled, 256 Kbytes support ECC and 512 Kbytes of SRAM3 can be accessed

without ECC.

•

SRAM4: 16 Kbytes

•

SRAM5: 13 64-Kbyte blocks (total 832 Kbytes)

•

BKPSRAM (backup SRAM): 2 Kbytes with optional ECC. The BKPSRAM can be

retained in all low-power modes and when VDD is off in VBAT mode, but not in

Shutdown mode.

3.5.1

SRAMs TrustZone security

When the TrustZone security is enabled, all SRAMs are secure after reset. The SRAM1,

SRAM2, SRAM3, SRAM4 and SRAM5 can be programmed as secure or nonsecure by

blocks, using the MPCBB (block-based memory protection controller).

The granularity of SRAM secure block based is a page of 512 bytes. Backup SRAM regions

can be programmed as secure or nonsecure with watermark, using the TZSC (TrustZone

security controller) in the GTZC (global TrustZone controller).

3.5.2

SRAMs privilege protection

The SRAM1, SRAM2, SRAM3, SRAM4 and SRAM5 can be programmed as privileged or

unprivileged by blocks, using the MPCBB. The granularity of SRAM privilege block based is

a page of 512 bytes. Backup SRAM regions can be programmed as privileged or

unprivileged with watermark, using the TZSC (TrustZone security controller) in the GTZC

(global TrustZone controller).

STM32U5A5QJ bảng dữ liệu(PDF) 29 Page - STMicroelectronics

STM32U5A5QJ bảng dữ liệu(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL