ADN2814XCPZ datasheet(20/28 Pages) AD

20 / 28 page

ADN2814

Preliminary Technical Data

Rev. PrA | Page 20 of 28

Use the following equation to determine the data rate:

[]

()

)

(

RATE

SEL

REFCLK

DATARATE

FREQ

where:

FREQ[22:0] is the reading from FREQ2[6:0] (MSByte),

FREQ1[7:0], and FREQ0[7:0] (LSByte).

Table 12.

D22

D21...D17

D16

D15

D14...D9

D6...D1

FREQ2[6:0]

FREQ1[7:0]

FREQ0[7:0]

fDATARATE is the data rate (Mb/s).

fREFCLK is the REFCLK frequency (MHz).

SEL_RATE is the setting from CTRLA[7:6].

For example, if the reference clock frequency is 32 MHz,

SEL_RATE = 1, since the CTRLA[7:6] setting would be [01],

because the reference frequency would fall into the 25 MHz to

50 MHz range. Assume for this example that the input data rate

is 622.08 Mb/s (OC12). After following Steps 1 through 4, the

value that is read back on FREQ[22:0] = 0x9B851, which is

equal to 637 x 103. Plugging this value into the equation yields

()

(

)

b/s

622

37e3

)

(

If subsequent frequency measurements are required, CTRLA[1]

should remain set to 1. It does not need to be reset. The

measurement process is reset by writing a 1 followed by a 0 to

CTRLB[3]. This initiates a new data rate measurement. Follow

Steps 2 through 4 to read back the new data rate.

Note: A data rate readback is valid only if LOL is low. If LOL is

high, the data rate readback is invalid.

Additional Features Available via the I2C Interface

Coarse Data Rate Readback

The data rate can be read back over the I2C interface to

approximately +10% without the need of an external reference

clock. A 9-bit register, COARSE_RD[8:0], can be read back

when LOL is de-asserted. The 8 MSBs of this register are the

contents of the RATE[7:0] register. The LSB of the

COARSE_RD register is Bit MISC[0].

Table 13 provides coarse data rate readback to within ±10%.

LOS Configuration

The LOS detector output, LOS Pin 22, can be configured to be

either active high or active low. If CTRLC[2] is set to Logic 0

(default), the LOS pin is active high when a loss of signal

condition is detected. Writing a 1 to CTRLC[2] configures the

LOS pin to be active low when a loss of signal condition is

detected.

System Reset

A frequency acquisition can be initiated by writing a 1 followed

by a 0 to the I2C Register Bit CTRLB[5]. This initiates a new

frequency acquisition while keeping the ADN2814 in the

operating mode that it was previously programmed to in

registers CTRL[A], CTRL[B], and CTRL[C].

ADN2814XCPZ bảng dữ liệu(PDF) 20 Page - Analog Devices

ADN2814XCPZ bảng dữ liệu(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL