| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DS0128 bảng dữ liệu(PDF) 66 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
DS0128 bảng dữ liệu(HTML) 66 Page - Microsemi Corporation |
|
66 / 140 page ![]() IGLOO2 FPGA and SmartFusion2 SoC FPGA Microsemi Proprietary and Confidential DS0128 Datasheet Revision 12.0 56 Table 161 • LVDS DC Input Voltage Specification Parameter Symbol Min Max Unit Conditions DC Input voltage VI 0 2.925 V 2.5 V range DC input voltage VI 0 3.45 V 3.3 V range Input current high1 IIH (DC) Input current low1 IIL (DC) 1. See Table 24, page 23. Table 162 • LVDS DC Output Voltage Specification Parameter Symbol Min Typ Max Unit DC output logic high VOH 1.25 1.425 1.6 V DC output logic low VOL 0.9 1.075 1.25 V Table 163 • LVDS DC Differential Voltage Specification1 Parameter Symbol Min Typ Max Unit Differential output voltage swing VOD 250 350 450 mV Output common mode voltage VOCM 1.125 1.25 1.375 V Input common mode voltage VICM 0.05 1.25 2.35 V Input differential voltage VID 100 350 600 mV 1. when VID is < 300 mV, the input signal is delayed by up to an additional 450 ps for LVDS25 and 280 ps for LVDS33. This delay is not accounted in the timing model. Clock insertion delays, propagation delays, and I/O to FF delays are marginally affected. Adding a parallel termination resistor of 200 ohms +/- 5% across the receiver pins can mitigate this additional delay when VID is < 300 mV. Table 164 • LVDS Minimum and Maximum AC Switching Speed Parameter Symbol Max Unit Conditions Maximum data rate (for MSIO I/O bank) DMAX 535 Mbps AC loading: 12 pF / 100 differential load Maximum data rate (for MSIOD I/O bank) no pre-emphasis DMAX 620 Mbps AC loading: 10 pF / 100 differential load 700 Mbps AC loading: 2 pF / 100 differential load Table 165 • LVDS AC Impedance Specifications Parameter Symbol Typ Max Unit Termination resistance RT 100 Table 166 • LVDS AC Test Parameter Specifications Parameter Symbol Typ Unit Measuring/trip point for data path VTRIP Cross point V Resistance for enable path (TZH, TZL, THZ, TLZ)RENT 2K Capacitive loading for enable path (TZH, TZL, THZ, TLZ)CENT 5pF |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |