| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HC05V7GRS/D bảng dữ liệu(PDF) 94 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC05V7GRS/D bảng dữ liệu(HTML) 94 Page - NXP Semiconductors |
|
94 / 170 page ![]() SECTION 13: PULSE WIDTH MODULATOR Page 80 MC68HC05V7 Specification Rev. 1.0 When the PWM subsystem is enabled, a write to the PWM Data Register will not become effective until the following condition has been met. • The end of the current PWM period has occurred, at which time the new data value is loaded into the PWM Data Register. However, should a write to the registers be performed when the PWM subsystem is disabled, the data is transferred immediately. All Registers are updated after the PWM Data Register is written to and the end of a PWM cycle occurs. The PWM output can have an active high or an active low pulse under software control using the POL (polarity) bit as shown in Figure 13-2 and Figure 13-3. Figure 13-2: PWM Waveform Examples (POL = 1) Figure 13-3: PWM Waveform Examples (POL = 0) $05 $3F $1F PWM register = $x0 T $05 $1F PWM register = $x0 T $3F Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |