ADC34RF52 datasheet(48/105 Pages) TI

48 / 105 page

7.3.6.2.2 JESD204B Frame Assembly with Real Decimation - Single Band

Table 7-30 lists the available JESD204B formats and corresponding valid sampling rate ranges for the

ADC34RF52. The sampling rates are limited by the minimum and maximum SERDES line rate as well as

ADC sampling clock frequencies. The JESD204B frame assembly for the different lanes is shown in Table 7-31.

Table 7-30. JESD Mode Options: Real Decimation

DECIMATION

SETTING D

(complex)

MIN FS

(Gsps)

MAX FS

(Gsps)

RATIO

[fSERDES/(FS/D)]

0.5

1.5

/16

0.8

0.5

1.5

/16

/32

0.8

0.5

1.3

1.5

/16

/32

/64

0.8

0.5

1.3

/16

1.5

/32

/64

/128

0.8

Table 7-31. JESD Sample Frame Assembly: Real Decimation - Single Band

OUTPUT

LANE

LMFS = 8422

LMFS = 4421

LMFS = 2441

LMFS = 1481

DOUT0

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

DOUT1

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

[15:8]

[7:0]

DOUT2

[15:8]

[7:0]

[15:8]

[7:0]

DOUT3

[15:8]

[7:0]

[15:8]

[7:0]

DOUT4

[15:8]

[7:0]

DOUT5

[15:8]

[7:0]

DOUT6

[15:8]

[7:0]

DOUT7

[15:8]

[7:0]

ADC34RF52

SBASAI7 – MARCH 2023

www.ti.com

Submit Document Feedback

Product Folder Links: ADC34RF52

ADC34RF52 bảng dữ liệu(PDF) 48 Page - Texas Instruments

ADC34RF52 bảng dữ liệu(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL