UPSD3422_V01 datasheet(175/300 Pages) STMICROELECTRONICS

175 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

USB interface

175/300

●

USB FIFO base address high and low registers (UBASEH and UBASEL)

All 10 Endpoint FIFOs share the same 64-byte address range. The 16-bit base

address for the FIFOs is specified using the USB base address registers (see

Table 130 and Table 132). The USB endpoint select register (see Table 124 on

page 172) selects the direction and the Endpoint for the FIFO that is accessed when

addressing the 64-bytes of XDATA space starting with the base address specified in the

base address registers. The base address is a 64-byte segment where the lower 6 bits

of the base register are hardwired to '0.'

Important note: The USB FIFO base address must be set to an open 64-byte segment

in the XDATA space. Care should be taken to ensure that there is no overlap of

addresses between the USB FIFOs and the flash memory, SRAM, csiop registers, and

anything else accessed in the XDATA space. While the logic in the PSD module

handles overlap of flash memory, SRAM, and the csiop registers with a fixed priority

(see Section 28.1: PSD module functional description on page 192), this is not the

case with the USB FIFOs. Unpredictable results as well as potential damage to the

device may occur if there is an overlap of addresses.

Table 130.

USB FIFO base address high register (UBASEH 0F3h, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

BASEADDR[15:8]

Table 131.

UBASEH register bit definition

Bit

Symbol

R/W

Definition

7:0

BASEADDR

[15:8]

R/W

The upper 8 bits of the 16-bit base address for USB FIFOs

to be mapped in XDATA space

Table 132.

USB FIFO base address low register (UBASEL 0F4h, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

BASEADDR[7:6]

Table 133.

UBASEL register bit definition

Bit

Symbol

R/W

Definition

7:6

BASEADDR

[7:6]

R/W

Bits 7 and 6 of the 16-bit base address for the USB FIFOs to

be mapped in XDATA space

5:0

BASEADDR

[5:0]

Hardwired '0'

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 bảng dữ liệu(PDF) 175 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 175 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL