UPSD3422_V01 datasheet(165/300 Pages) STMICROELECTRONICS

165 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

USB interface

165/300

●

USB IN FIFO NAK interrupt enable register (UIE3)

When an endpoint’s IN FIFO is empty and an IN transaction to that endpoint has been

received, the SIE sends a NAK handshake token since there is no data ready for it to

send.

The UIE3 register (see Table 110) is used to enable each endpoint’s IN FIFO NAK

Interrupt.

Table 109.

UIE2 register bit definition

Bit

Symbol

R/W

Definition

7–

–

Reserved

6–

–

Reserved

5–

–

Reserved

OUT4IE

R/W

Enable Endpoint 4 OUT FIFO interrupt

OUT3IE

R/W

Enable Endpoint 3 OUT FIFO interrupt

OUT2IE

R/W

Enable Endpoint 2 OUT FIFO interrupt

OUT1IE

R/W

Enable Endpoint 1 OUT FIFO interrupt

OUT0IE

R/W

Enable Endpoint 0 OUT FIFO interrupt

Table 110.

USB IN FIFO NAK interrupt enable register (UIE3 0E7h, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

NAK4IE

NAK3IE

NAK2IE

NAK1IE

NAK0IE

Table 111.

UIE3 register bit definition

Bit

Symbol

R/W

Definition

–

Reserved

–

Reserved

–

Reserved

NAK4IE

R/W

Enable Endpoint 4 IN FIFO NAK interrupt

NAK3IE

R/W

Enable Endpoint 3 IN FIFO NAK interrupt

NAK2IE

R/W

Enable Endpoint 2 IN FIFO NAK interrupt

NAK1IE

R/W

Enable Endpoint 1 IN FIFO NAK interrupt

NAK0IE

R/W

Enable Endpoint 0 IN FIFO NAK interrupt

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 bảng dữ liệu(PDF) 165 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 165 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL