STA335BWSQS datasheet(34/70 Pages) STMICROELECTRONICS

34 / 70 page

STA335BWSQS

34/70

6.5

Configuration register E (addr 0x04)

6.5.1

Max power correction variable

6.5.2

Max power correction

Setting the MPC bit turns on special processing that corrects the STA335BWSQS power

device at high power. This mode should lower the THD+N of a full DDX system at maximum

power output and slightly below. If enabled, MPC is operational in all output modes except

tapered (OM[1,0] = 01) and binary. When OCFG = 00, MPC will not effect channels 3 and 4,

the line-out channels.

6.5.3

Noise-shaper bandwidth selection

6.5.4

AM mode enable

STA335BWSQS features a DDX processing mode that minimizes the amount of noise

generated in frequency range of AM radio. This mode is intended for use when DDX is

operating in a device with an AM tuner active. The SNR of the DDX processing is reduced to

approximately 83 dB in this mode, which is still greater than the SNR of AM radio.

SVE

ZCE

DCCV

PWMS

AME

NSBW

MPC

MPCV

001

Table 35.

MPCV

Bit

RST

Name

Description

0RW

MPCV

0: Use standard MPC coefficient

1: Use MPCC bits for MPC coefficient

Table 36.

MPC

Bit

RST

Name

Description

1RW

MPC

1: Enable power bridge correction for THD reduction

near maximum power output.

Table 37.

NSBW

Bit

RST

Name

Description

NSBW

1: Third order NS

0: Fourth order NS

Table 38.

AME

Bit

RST

Name

Description

3RW

AME

0: Normal DDX operation.

1: AM reduction mode DDX operation

STA335BWSQS bảng dữ liệu(PDF) 34 Page - STMicroelectronics

STA335BWSQS bảng dữ liệu(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL