công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HVLED001BTR bảng dữ liệu(PDF) 25 Page - STMicroelectronics

tên linh kiện HVLED001BTR
Giải thích chi tiết về linh kiện  High power factor flyback controller with constant voltage primary-sensing and ultra-low standby consumption
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

HVLED001BTR bảng dữ liệu(HTML) 25 Page - STMicroelectronics

Back Button HVLED001BTR Datasheet HTML 21Page - STMicroelectronics HVLED001BTR Datasheet HTML 22Page - STMicroelectronics HVLED001BTR Datasheet HTML 23Page - STMicroelectronics HVLED001BTR Datasheet HTML 24Page - STMicroelectronics HVLED001BTR Datasheet HTML 25Page - STMicroelectronics HVLED001BTR Datasheet HTML 26Page - STMicroelectronics HVLED001BTR Datasheet HTML 27Page - STMicroelectronics HVLED001BTR Datasheet HTML 28Page - STMicroelectronics HVLED001BTR Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 33 page
background image
DS12748 Rev 2
25/33
HVLED001B
Application information
33
7.2.4
Primary side regulation feature
The ZCD pin is also used as input of the PSR error amplifier (E/A). The reference voltage of
this loop is internally fixed to VREF,PSR and applied to the non-inverting input of the E/A.
The output of such error amplifier is connected to the FB pin where the relevant
compensation network has to be connected.
In a flyback or buck-boost topology the output voltage can be read from primary side using
an auxiliary winding of the power magnetic: in this case the output voltage is obtained using
the following equation:
Equation 2
The internal small signal model of the PSR E/A is obtained by considering the voltage gain
(GV = 73 dB) and the Gain Bandwidth product (GBWP = 1 MHz) and is illustrated in
Figure 23:
Figure 23. PSR E/A small signal model
7.2.5
Burst mode operation
As soon as either the FB pin or OPTO pin drops below, respectively, Vbm or VOPTO,dis the
burst mode operating mode is entered. On this occurrence, the switching activity is
temporarily interrupted. If the PSR loop is controlling the application, the output voltage
value is refreshed every Trep by means of the generation of four switching pulses.
On the other hand, if the optocoupler is controlling the loop, the IC remains disabled until the
OPTO pin is above VOPTO,dis and the FB pin is above Vbm.
During IC inactivity, VCC consumption is minimized.
Vout
VREF PSR
NSEC
NAUX
---------------1 Rzcd
Rfb
-------------
+



=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com