CC1020-RTR1 datasheet(14/91 Pages) TI

14 / 91 page

CC1020

SWRS046

Page 14 of 92

4.7.

Digital Inputs / Outputs

Parameter

Min

Typ

Max

Unit

Condition / Note

Logic « 0 » input voltage

0.3*

VDD

Logic « 1 » input voltage

0.7*

VDD

Logic « 0 » output voltage

0.4

Output current −2.0 mA,

3.0 V supply voltage

Logic « 1 » output voltage

2.5

VDD

Output current 2.0 mA,

3.0 V supply voltage

Logic “0” input current

−1

µA

Input signal equals GND.

PSEL has an internal pull-up

resistor and during configuration

the current will be -350

µA.

Logic “1” input current

µA

Input signal equals VDD

DIO setup time

TX mode, minimum time DIO

must be ready before the positive

edge of DCLK. Data should be

set up on the negative edge of

DCLK.

DIO hold time

TX mode, minimum time DIO

must be held after the positive

edge of DCLK. Data should be

set up on the negative edge of

DCLK.

Serial interface (PCLK, PDI, PDO

and PSEL) timing specification

See Table 14 on page 24 for

more details

Pin drive, LNA_EN, PA_EN

0.90

0.87

0.81

0.69

0.93

0.92

0.89

0.79

Source current

0 V on LNA_EN, PA_EN pins

0.5 V on LNA_EN, PA_EN pins

1.0 V on LNA_EN, PA_EN pins

1.5 V on LNA_EN, PA_EN pins

Sink current

3.0 V on LNA_EN, PA_EN pins

2.5 V on LNA_EN, PA_EN pins

2.0 V on LNA_EN, PA_EN pins

1.5 V on LNA_EN, PA_EN pins

See Figure 35 on page 62 for

more details.

Table 9. Digital inputs / outputs parameters

CC1020-RTR1 bảng dữ liệu(PDF) 14 Page - Texas Instruments

CC1020-RTR1 bảng dữ liệu(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL