DS0147 datasheet(66/128 Pages) MICROCHIP

66 / 128 page

Unit

VDD = 1.05 V

–1

VDD = 1.05 V

STD

VDD= 1.0 V –1

VDD= 1.0 V ST-

Bridging S-

ource

Total I/O B-

anks

Device

125

NNW

MPF500T

220

300

220

300

NNE

1. NNW source designates bridging that originates from the North West Corner or PIOs inside I/O bank 0

(the most western I/O bank at the north edge).

2. NNE source designates bridging that originates from the North East Corner or PIOs inside I/O bank 1

(the most eastern I/O bank at the north edge).

6.3.2

PLL

The following table describes PLL.

Table 74 • PLL Electrical Characteristics

Condition

Unit

Max

Typ

Min

Symbol

Parameter

MHz

1250

FINI

Input clock fre-

quency (integer

mode)

MHz

1250

FINF

Input clock fre-

quency (fraction-

al mode)

200

FINPULSE

Minimum refer-

ence or feed-

back pulse

width

MHz

312

FPHDETI

Frequency at

the Frequency

Phase Detector

(PFD) (integer

mode)

MHz

225

FPHDETF

Frequency at

the PFD (frac-

tional mode)

FINDUTY

Allowable input

duty cycle

1000

120

FMAXINJ

Maximum input

period clock jit-

ter (reference

and feedback

clocks)

MHz

5000

800

FVCO

PLL VCO fre-

quency

MHz

FPHDET/30

FPHDET/44

FPHDET/55

FBW

Loop bandwidth

(Int)

Microsemi Proprietary and Confidential. DS0147 Revision 1.0

AC Switching Characteristics

DS0147 bảng dữ liệu(PDF) 66 Page - Microchip Technology

DS0147 bảng dữ liệu(HTML) 66 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL