CYUSB2014-BZXI datasheet(38/82 Pages) INFINEON

38 / 82 page

Datasheet

001-52136 Rev. *Y

2022-08-11

EZ-USB FX3

SuperSpeed USB Controller

AC timing parameters

19.3

GPIF II timing

Figure 8

GPIF II timing in Synchronous Mode

Table 13

GPIF II timing parameters in Synchronous Mode [8]

Parameter

Description

Min

Max

Units

Frequency

Interface clock frequency

–

100

MHz

tCLK

Interface clock period

–

tCLKH

Clock high time

–

tCLKL

Clock low time

–

CTL input to clock setup time

–

CTL input to clock hold time

0.5

–

tDS

Data in to clock setup time

–

tDH

Data in to clock hold time

0.5

–

tCO

Clock to data out propagation delay when DQ bus is already in

output direction

–7

tCOE

Clock to data out propagation delay when DQ lines change to

output from tristate and valid data is available on the DQ bus

–9

tCTLO

Clock to CTL out propagation delay

–

tDOH

Clock to data out hold

–

tCOH

Clock to CTL out hold

–

tHZ

Clock to high-Z

–

tLZ

Clock to low-Z

–

CTL(O UT)

CTL(IN)

tDH

tDS

tCLK

CLK

tCTLO

tCO E

Data(IN)

Data 1

(O UT)

tHZ

tLZ

tDO H

tCO H

tCLKH tCLKL

tLZ

Data 2

(O UT)

tCO

tDO H

DQ [31:0]

Note

8. All parameters guaranteed by design and validated through characterization.

CYUSB2014-BZXI bảng dữ liệu(PDF) 38 Page - Infineon Technologies AG

CYUSB2014-BZXI bảng dữ liệu(HTML) 38 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL