F1350 datasheet(5/27 Pages) RENESAS

5 / 27 page

DPD Demodulator for PA

Linearization, 1300MHz to 2900MHz

IDTF1350

Datasheet

IDT Zero-DistortionTM, Glitch-FreeTM DPD Receiver

January 21, 2020

IDTF1350 SPECIFICATION - CONTINUED

Specifications apply at VCC = +5.0V, TC = 25C,

FRF = 2100 MHz, FLO = 2300 MHz, Gain = GMAX, PLO = 0 dBm, TC= +25°C, STBY = GND

unless otherwise noted. Full Lineup measured through to I or Q path. IF Transformers and RF input trace losses de-embedded.

Parameter

Comment

Symbol

min

typ

max

units

Attenuator Glitching

 Step from 15.5 to 16 dB

 Step from 16 to 15.5 dB

 Measure maximum excursion

ATTNG

0.7

Attenuator Step Accuracy

DNL

0.2

Attenuator Abs. Accuracy

INL

0.2

0.75

Attenuator Resolution

LSB

0.5

Serial Clock Speed

SPI 3 wire bus

FCLOCK

MHz

Data to Clock Setup

SPI 3 wire bus

Data to Clock Hold

SPI 3 wire bus

Clock to CS Setup

SPI 3 wire bus

TEN

Clock Pulse Width

SPI 3 wire bus

RF Switch Isolation

FRF < 2.0 GHz

ISORFSW

-41

dBc

RF Switch and attenuator settling times3

EN bit on

•

LO_INA: 2300MHz, 0dBm

•

RF_INX: 2100MHz, -11dBm

ENON

100

nsec

EN bit off

ENOFF

RF switched X to Y (no Y

signal)

RFSWXY

150

RF switched Y to X (no Y

signal)

RFSWYX

200

Attenuator switched 0dB

to 25.5dB (max)

ATTSETL

300

Attenuator switched

25.5dB (max) to 0dB

300

Attenuator switched

15.5dB to 16dB

250

Attenuator switched 16dB

to 15.5dB

250

SPECIFICATION NOTES:

1 – Items in min/max columns in bold italics are Guaranteed by Test

2 – All other Items in min/max columns are Guaranteed by Design Characterization

3 – Excludes SPI write time

F1350 bảng dữ liệu(PDF) 5 Page - Renesas Technology Corp

F1350 bảng dữ liệu(HTML) 5 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

bảng dữ liệu tải về

Link URL