DP8500 datasheet(53/70 Pages) NSC

53 / 70 page

150 AC Timing Parameters DP8520ADP8521ADP8522A (Continued)

Unless otherwise stated VCC e 50V g10% 0 C k TA k 70 C the output load capacitance is typical for 4 banks of 18 VRAMs

per bank including trace capacitance (see Note 2)

Two different loads are specified

CL e 50 pF loads on all outputs except

CL e 150 pF loads on Q0–8 9 and 10 or

CH e 50 pF loads on all outputs except

CH e 125 pF loads on RAS0–3 and CAS0–3 and

CH e 380 pF loads on Q0–8 9 and 10

Refresh Parameter

8520A21A22A-25

Number

Symbol

Description

Min

Max

Min

Max

200

tSRFCK

RFSH Asserted Setup to CLK High

201

tSDRFCK

DISRFSH Asserted Setup to CLK High

202

tSXRFCK

EXTENDRF Setup to CLK High

204

tPCKRFL

CLK High to RFIP Asserted

205

tPARQRF

AREQ Negated to RFIP Asserted

206

tPCKRFH

CLK High to RFIP Negated

207

tPCKRFRASH

CLK High to Refresh RAS Negated

208

tPCKRFRASL

CLK High to Refresh RAS Asserted

209a

tPCKCL0

CLK High to CAS Asserted

during Error Scrubbing

(tRAH e 15 ns tASC e 0 ns)

209b

tPCKCL1

CLK High to CAS Asserted

during Error Scrubbing

(tRAH e 15 ns tASC e 10 ns)

209c

tPCKCL2

CLK High to CAS Asserted

during Error Scrubbing

(tRAH e 25 ns tASC e 0 ns)

209d

tPCKCL3

CLK High to CAS Asserted

during Error Scrubbing

100

(tRAH e 25 ns tASC e 10 ns)

210

tWRFSH

RFSH Pulse Width

211

tPCKRQL

CLK High to RFRQ Asserted

212

tPCKRQH

CLK High to RFRQ Negated

DP8500 bảng dữ liệu(PDF) 53 Page - National Semiconductor (TI)

DP8500 bảng dữ liệu(HTML) 53 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL