PCF8545ATT datasheet(35/68 Pages) NXP

35 / 68 page

NXP Semiconductors

PCF8545

Universal LCD driver for multiplex rates up to 1:8

0 1 2 3 4 5 6 7

35 36 37 38 39

MSB

LSB

Transmitted data byte

Display RAM columns/segment outputs (S)

Columns

Display RAM rows/

backplane outputs

(BP)

Rows

013aaa459

Figure 24. Display RAM filling order in 1:8 multiplex drive mode

There are no boundary conditions in 1:8 multiplex drive mode.

8 Bus interfaces

8.1 Control byte and register selection

After initiating the communication over the bus and sending the target address (I2C-bus,

see Section 8.2) or subaddress (SPI-bus, see Section 8.3), a control byte follows. The

purpose of this byte is to indicate both, the content for the following data bytes (RAM, or

command) and to indicate that more control bytes will follow.

Typical sequences could be:

• target address/subaddress - control byte - command byte - command byte - command

byte - end

• target address/subaddress - control byte - RAM byte - RAM byte - RAM byte - end

• target address/subaddress - control byte - command byte - control byte - RAM byte -

end

In this way, it is possible to send a mixture of RAM and command data in one access or

alternatively, to send just one type of data in one access.

Bit

Symbol

Value

Description

continue bit

last control byte

control bytes continue

command register

6 to 5

RS[1:0]

RAM data

Table 24. Control byte description

PCF8545

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 4 October 2021

35 / 68

PCF8545ATT bảng dữ liệu(PDF) 35 Page - NXP Semiconductors

PCF8545ATT bảng dữ liệu(HTML) 35 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL