công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCF8545 bảng dữ liệu(PDF) 49 Page - NXP Semiconductors

tên linh kiện PCF8545
Giải thích chi tiết về linh kiện  Universal LCD driver for multiplex rates up to 1:8
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8545 bảng dữ liệu(HTML) 49 Page - NXP Semiconductors

Back Button PCF8545 Datasheet HTML 45Page - NXP Semiconductors PCF8545 Datasheet HTML 46Page - NXP Semiconductors PCF8545 Datasheet HTML 47Page - NXP Semiconductors PCF8545 Datasheet HTML 48Page - NXP Semiconductors PCF8545 Datasheet HTML 49Page - NXP Semiconductors PCF8545 Datasheet HTML 50Page - NXP Semiconductors PCF8545 Datasheet HTML 51Page - NXP Semiconductors PCF8545 Datasheet HTML 52Page - NXP Semiconductors PCF8545 Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 68 page
background image
NXP Semiconductors
PCF8545
Universal LCD driver for multiplex rates up to 1:8
VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified. All timing values are valid within the
operating supply voltage and temperature range and referenced to VIL and VIH with an input voltage swing of VSS to VDD.
Timing waveforms see Figure 43.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tLOW
LOW period of the SCL clock
1.3
-
-
μs
tHIGH
HIGH period of the SCL clock
0.6
-
-
μs
Pin SDA
tSU;DAT
data set-up time
100
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
Pins SCL and SDA
tBUF
bus free time between a STOP
and START condition
1.3
-
-
μs
tSU;STO
set-up time for STOP condition
0.6
-
-
μs
tHD;STA
hold time (repeated) START
condition
0.6
-
-
μs
tSU;STA
set-up time for a repeated START
condition
0.6
-
-
μs
fSCL = 400 kHz
-
-
0.3
μs
tr
rise time of both SDA and SCL
signals
fSCL = 100 kHz
-
-
1.0
μs
tf
fall time of both SDA and SCL
signals
-
-
0.3
μs
tVD;ACK
data valid acknowledge time
[2] 0.6
-
-
μs
tVD;DAT
data valid time
[3] 0.6
-
-
μs
Cb
capacitive load for each bus line
-
-
400
pF
tSP
pulse width of spikes that must
be suppressed by the input filter
[4] -
-
50
ns
Table 34. Timing characteristics: I2C-bus...continued
[1]
The minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either the SDA or SCL is held LOW for a
minimum of 25 ms. The bus time-out feature must be disabled for DC operation.
[2]
tVD;ACK = time for acknowledgement signal from SCL LOW to SDA output LOW.
[3]
tVD;DAT = minimum time for valid SDA output following SCL LOW.
[4]
Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.
PCF8545
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 2 — 4 October 2021
49 / 68



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com