ADMV8526ACCZ-R7 datasheet(3/31 Pages) AD

3 / 31 page

Data Sheet

ADMV8526

SPECIFICATIONS

analog.com

Rev. 0 | 3 of 31

TA = 25°C, unless otherwise noted.

Table 1.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

FREQUENCY RANGE (fCENTER)

1.25

2.60

GHz

BANDWIDTH (3 dB)

BANDWIDTH ADJUSTABILITY

±2

RESOLUTION

8 bits per filter

REJECTION (20 dB)

Low-Side

0.84 × fCENTER

GHz

High-Side

1.16 × fCENTER

GHz

RE-ENTRY FREQUENCY

GHz

≤30 dB

INSERTION LOSS

RETURN LOSS

DYNAMIC PERFORMANCE

Input Compression (P0.1dB)

dBm

Input Third-Order Intercept (IP3)

dBm

Input power (PIN) is 5 dBm, 100 kHz tone separation

Group Delay

3.1

Amplitude Settling Time

µs

To within ≤1 dB of static insertion loss

Phase Settling Time

µs

To within ≤2° of static phase

Drift Rate

Amplitude

–0.007

dB/°C

At fCENTER = 1.9 GHz

Frequency

–75

ppm/°C

RESIDUAL PHASE NOISE

At 1 MHz Offset

–169

dBc/Hz

At fCENTER = 1.9 GHz

SUPPLY VOLTAGE

VSS

–2.6

–2.5

–2.4

VDD

+3.2

+3.3

+3.4

SUPPLY CURRENT (STATIC)

Static

VSS Current (ISS)

µA

VDD Current (IDD)

125

µA

Dynamic

IDD

fSCLK/4

Where fSCLK is the SCLK toggle frequency in MHz,

for example, continuous serial peripheral interface (SPI)

writing at 10 MHz yields 2.5 mA of dynamic supply

current

LOGIC (RST, CS, SCLK, SDI, SDO, and SFL)

Logic Low

−0.3

+0.8

Logic High

+1.2

+3.3

+3.6

ADMV8526ACCZ-R7 bảng dữ liệu(PDF) 3 Page - Analog Devices

ADMV8526ACCZ-R7 bảng dữ liệu(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL