PCF8536AT datasheet(27/54 Pages) NXP

27 / 54 page

PCA8576F

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 3 December 2014

27 of 54

NXP Semiconductors

PCA8576F

Automotive 40 × 4 LCD driver

Characteristics of the I2C-bus

The I2C-bus is for bidirectional, two-line communication between different ICs or modules.

The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must

be connected to a positive supply via a pull-up resistor when connected to the output

stages of a device. Data transfer may be initiated only when the bus is not busy.

8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain

stable during the HIGH period of the clock pulse as changes in the data line at this time

will be interpreted as a control signal (see Figure 20).

8.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START

condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP

condition - P.

The START and STOP conditions are illustrated in Figure 21.

8.3 System configuration

A device generating a message is a transmitter, a device receiving a message is the

receiver. The device that controls the message is the master and the devices which are

controlled by the master are the slaves. The system configuration is shown in Figure 22.

Fig 20. Bit transfer

Fig 21. Definition of START and STOP conditions

PCF8536AT bảng dữ liệu(PDF) 27 Page - NXP Semiconductors