AS89010 datasheet(21/42 Pages) AMSCO

21 / 42 page

ams.com

db12348e_V3.11_preliminary_2017-07-06

Page 20 of 41

AS89010

V3.11

6 DESCRIPTION OF REGISTERS

6.1 Control Register Bank

AS89010 configuration and operational state are controlled by the registers

content defined in Table 7. The value size of all registers is 8 bit. Writing and

reading of all registers is implemented in byte.

Table 7: Register addressing space

ADDRESS

[hex]

ACCESS17

NAME

DEFAULT

[hex]

DESCRIPTION

OSR

4218

operational state register

reserved

AGEN

API generation

reserved

CREGL

configuration register

CREGH

configuration register

OPTREG

options register

BREAK

break register

EDGES

edges register

6.2 Operational State Register – OSR

This write only register OSR19 controls the device operational state (DOS) of the AS89010 according to

Table 8. This register can be written at any time, independently of the actual operational state. Please note,

reading this register only results in 00 [hex] because the access is write only.

Table 8: OSR register - Address 00h

OPERATIONAL

STATE REGISTER

OSR

NAME

VALUE

[b]

AFFECTED OPERATIONAL STATE

020

stop measurement

start measurement

no Power down mode

121

activate Power down mode

bit 5 to 3

reserved

000

reserved

001

reserved

17 ro – Read-only, wo – Write-only, rw – Read-write

18 Reading register with access Write-only results in 00 [hex]

19 The OSR register of the AS89010 is Write-only. It’s not possible to readout the content of this register, sadly. Any readout this register

will always result the value 0.

20 Default after power-on-reset and state change from measurement to configuration.

21 Default after power-on-reset.

AS89010 bảng dữ liệu(PDF) 21 Page - ams AG

AS89010 bảng dữ liệu(HTML) 21 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

bảng dữ liệu tải về

Link URL