AS3933 datasheet(30/64 Pages) AMSCO

30 / 64 page

ams Datasheet

Page 29

[v1-08] 2015-Sep-02

Document Feedback

AS3933 − Detailed Description

Figure 30:

Writing of a Single Byte (Falling Edge Sampling)

Figure 31:

Writing of Register Data with Auto-Incrementing Address

Reading of Data from Addressable Registers (READ Mode).

Once the address has been sent through SPI, the data can be

fed through the SDO pin out to the microcontroller.

A CS LOW toggling high-low-high has to be performed after

finishing the read mode session, in order to indicate the end of

the READ command and prepare the Interface to the next

command control Byte.

To transfer bytes from consecutive addresses, SPI master has to

keep the CS signal high and the SCLK clock has to be active as

long as data need to be read.

SCLK

SDI

SCLK rising

edge Data is

transfered from

μC

SCLK

falling edge

Data is

sampled

Data is moved

to Address

A5-A0

CS falling

edge signals

end of

WRITE Mode

Two leading

Zeros indicate

WRITE Mode

SCLK

SDI

00 A

Data is moved

to Address

<A5-A0 > + n

CS falling

edge signals

end of

WRITE Mode

Two leading

Zeros indicate

WRITE Mode

Data is moved

to Address

<A5-A0 > + (n-1)

Data is moved

to Address

<A5-A0 > + 1

Data is moved

to Address

<A5-A0 >

AS3933 bảng dữ liệu(PDF) 30 Page - ams AG

AS3933 bảng dữ liệu(HTML) 30 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL