ML2250 datasheet(14/36 Pages) OKI

14 / 36 page

FEDL2250DIGEST-09

OKI Semiconductor

ML2250 family

14/36

PIN DESCRIPTIONS-2

ML22Q54/Q58GA Common Pins

44-pin plastic QFP

Symbol

Type

Description

BUSY2

/ERR

When using the built-in ROM for voice output, this pin outputs

“L” level

while channel 2 side processes a command and while plays back voice.

Works as ERR pin when using EXT command for the voice output. If an

abnormality occurred in the transfer of data, the ERR pin outputs

“L”

level and the voice output may become noisy.

“H” level at power on.

BUSY1

Outputs

“L” level while the channel 1 side processes a command and

while plays back voice.

“H” level at power on.

NCR2/DL

The input command of channel 2 is valid at

“H” level when using the

built-in ROM for voice output.

pin when using EXT command for the voice output. It outputs the

voice data capture signal. The data is captured on the rising edge of DL.

“H” level at power on.

NCR1/NDR

The command input of channel 1 side is valid at

“H” level when using

the built-in ROM for voice output.

NDR pin when using EXT command for the voice output. The voice data

input is effective at

“H” level.

“H” level at power on.

RESET

When

“L” level is input to this pin, the device is reset, the oscillation

stops, and AOUT and DAQ outputs go into GND level.

TEST

Test pin for the device.

Input

“L” level to this pin. This pin has a pull-down resistor built in.

Wired to a crystal or ceramic oscillator.

A feedback resistor of around 1 M

is built in between this XT pin and

pin (pin 15).

When using an external clock, input the clock from this pin.

Wired to a ceramic or crystal oscillator.

When using an external clock, keep this pin open.

I/O

CPU interface data bus pins in the parallel input interface.

Channel status output pins when RD is at

“L” level.

The pins output the flash memory data when reading the built-in flash

memory data.

In the serial input interface, keep these pins at

“L” level.

I/O

CPU interface data bus pin in the parallel input interface.

The pin outputs flash memory data when reading the built-in flash

memory data.

When RD is at

“L” level other than when reading the flash memory data,

this pin usually outputs

“L” level.

In the serial input interface, keep this pin at

“L” level.

D5/DO

I/O

CPU interface data bus pin in the parallel input interface.

The pin outputs flash memory data when reading the built-in flash

memory data.

When RD is at

“L” level other than when reading the flash memory data,

this pin usually outputs

“L” level.

Channel status output pin in the serial input interface.

When CS and RD are at

“L” level, this D5/DO pin serially outputs the

status of each channel in synchronization with SCK clock. When

reading data of the built-in flash memory, the pin will output serially the

flash memory data.

ML2250 bảng dữ liệu(PDF) 14 Page - OKI electronic componets

ML2250 bảng dữ liệu(HTML) 14 Page - OKI electronic componets

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL