ADP5350ACPZ-1-R7 datasheet(60/63 Pages) AD

60 / 63 page

ADP5350

Data Sheet

Rev. B | Page 60 of 63

PCB LAYOUT GUIDELINES

Poor layout can affect ADP5350 performance, causing EMI and

electromagnetic compatibility (EMC) problems, ground bounce,

and voltage losses. Poor layout can also affect regulation and

stability. A good layout is implemented using the following

guidelines:



Place the decoupling capacitor, inductor, input capacitor,

and output capacitor close to the IC.



Use a ground plane with several vias connecting to the

component side ground to further reduce noise

interference on sensitive circuit nodes.



Use a dedicated trace to connect the BSNS pin to the

battery pack output node for accurate sensing of the

battery voltage.



Use Size 0603 or Size 0402 resistors and capacitors to

achieve the smallest possible footprint solution on boards

where space is limited.

Figure 59. Recommended Layout

nINT

THR

PGOOD

BSNS

ISOB

ISOS

AGND

PGND 1B SW 1A

SW 1B

VBUSA

VBUSB

PGND 4

SW4

FB4

VIN 4

VIN 123

CFL2

VOUT 3

SCL

VOUT 2

VOUT 1

BATOK

VOUT 4

CFL 1

ADP5350

SDA

PGND 1A

PGND

SCL

SDA

BATOK

nINT

1111

22222222

PGOOD

3333333

44444444

11888

1118888

888888888

C9 - 10µF

6.3V/XR5

0603

C10 - 10µF

25V/XR5

0603

C1 - 2.2µF

25V/XR5

0603

C2 - 2.2µF

6.3V/XR5

0603

C3 - 10µF

6.3V/XR5

0603

C4 - 10µF

6.3V/XR5

0603

L2 – 4µ7H

2016

L1 – 1µ5H

2016

ADP5350ACPZ-1-R7 bảng dữ liệu(PDF) 60 Page - Analog Devices

ADP5350ACPZ-1-R7 bảng dữ liệu(HTML) 60 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL