SH7041A datasheet(682/923 Pages) RENESAS

682 / 923 page

644

The IFCR is initialized to H'0000 by external power-on reset but is not initialized for manual

resets, reset by WDT, standby mode, or sleep mode, so the previous data is maintained.

Bit:

——

———

—

Initial value:

R/W:

Bit:

—

IRQ

MD3

IRQ

MD2

IRQ

MD1

IRQ

MD0

Initial value:

R/W:

R/W

• Bits 3 and 2—IRQOUT Mode 3, 2 (IRQMD3 and IRQMD2): These bits select the IRQOUT

pin function when the PDCRH1 bits 13 and 12 (PD30MD1, PD30MD0) are set to (1, 0). These

bit settings are effective only for the 144 pin version. Reads and writes are also possible in the

112-pin and 120-pin versions, but they have no effect on the pin functions.

Bit 3: IRQMD3

Bit 2: IRQMD2

Description

Interrupt request received output (initial value)

Refresh signal output

Interrupt request received, or refresh signal output

(which of the two is output depends on the operation

status at the time)

Always high level output

• Bits 1 and 0—IRQOUT Mode 1, 0 (IRQMD1 and IRQMD0): These bits select the IRQOUT

pin function when the PECR1 bits 1 and 0 (PE15MD1, PE15MD0) are set to (1, 1).

Bit 1: IRQMD1

Bit 0: IRQMD0

Description

Interrupt request received output (initial value)

Refresh signal output

Interrupt request received, or refresh signal output

(which of the two is output depends on the operation

status at the time)

Always high level output

SH7041A bảng dữ liệu(PDF) 682 Page - Renesas Technology Corp

SH7041A bảng dữ liệu(HTML) 682 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL