công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SH7041A bảng dữ liệu(PDF) 620 Page - Renesas Technology Corp

tên linh kiện SH7041A
Giải thích chi tiết về linh kiện  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A bảng dữ liệu(HTML) 620 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 616Page - Renesas Technology Corp SH7041A Datasheet HTML 617Page - Renesas Technology Corp SH7041A Datasheet HTML 618Page - Renesas Technology Corp SH7041A Datasheet HTML 619Page - Renesas Technology Corp SH7041A Datasheet HTML 620Page - Renesas Technology Corp SH7041A Datasheet HTML 621Page - Renesas Technology Corp SH7041A Datasheet HTML 622Page - Renesas Technology Corp SH7041A Datasheet HTML 623Page - Renesas Technology Corp SH7041A Datasheet HTML 624Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 620 / 923 page
background image
582
16.5
Interrupt and DMA, DTC Transfer Requests
The mid-speed A/D converter generates A/D conversion complete interrupt when completing A/D
conversion.
The ADI interrupt request can be enabled or disabled by the ADIE bit of ADCSR. It is also
possible to activate DMA or DTC transfer by the ADI interrupt request. It is possible to activate
DTC with ADI0 interrupt of A/D0 and activate DMAC with ADI1 interrupt of A/D1. Table 16.5
shows the interrupt factors of the mid-speed A/D converter.
Table 16.5
Mid-speed A/D Converter Interrupt Factors
Mid-speed
A/D converter Interrupt Factor Content
DTC
DMAC
A/D0
ADI0
Interrupt by conversion complete O
×
A/D1
ADI1
×
O
O: activation enabled
×: activation disabled
When accessing the A/D0 register with DTC activated by ADI0 interrupt, the ADF bit of the A/D0
control/status register (ADCSR0) will automatically be cleared to 0. Furthermore, it is possible to
automatically clear the ADF bit of ADCSR1 by register access of A/D1 with activated DMAC of
ADI1 interrupt. For details on the automatic clearing operation of this interrupt factor, see section
8, Data Transfer Controller (DTC).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com