công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SH7041A bảng dữ liệu(PDF) 496 Page - Renesas Technology Corp

tên linh kiện SH7041A
Giải thích chi tiết về linh kiện  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A bảng dữ liệu(HTML) 496 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 492Page - Renesas Technology Corp SH7041A Datasheet HTML 493Page - Renesas Technology Corp SH7041A Datasheet HTML 494Page - Renesas Technology Corp SH7041A Datasheet HTML 495Page - Renesas Technology Corp SH7041A Datasheet HTML 496Page - Renesas Technology Corp SH7041A Datasheet HTML 497Page - Renesas Technology Corp SH7041A Datasheet HTML 498Page - Renesas Technology Corp SH7041A Datasheet HTML 499Page - Renesas Technology Corp SH7041A Datasheet HTML 500Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 496 / 923 page
background image
458
13.2.2
Timer Control/Status Register (TCSR)
The timer control/status register (TCSR) is an 8-bit read/write register. (The TCSR differs from
other registers in that it is more difficult to write to. See section 13.2.4, Register Access, for
details.) Its functions include selecting the timer mode and clock source.
Bits 7–5 are initialized to 000 by a power-on reset or in standby mode. Bits 2–0 are initialized to
000 by a power-on reset, but retain their values in the standby mode. These bits are not initialized
by a manual reset from an external source (
MRES), but are initialized by a manual reset from the
WDT.
Bit:
7
6
5
4
3
2
1
0
OVF
WT/
IT
TME
—
—
CKS2
CKS1
CKS0
Initial value:
0
0
0
1
1
0
0
0
R/W:
R/(W)
R/W
R/W
R
R
R/W
R/W
R/W
• Bit 7—Overflow Flag (OVF): Indicates that the TCNT has overflowed from H'FF to H'00 in
the interval timer mode. It is not set in the watchdog timer mode.
Bit 7: OVF
Description
0
No overflow of TCNT in interval timer mode (initial value)
Cleared by reading OVF, then writing 0 in OVF
1
TCNT overflow in the interval timer mode
• Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog timer or
interval timer. When the TCNT overflows, the WDT either generates an interval timer
interrupt (ITI) or generates a
WDTOVF signal, depending on the mode selected.
Bit 6: WT/
IT
Description
0
Interval timer mode: interval timer interrupt request to the CPU when
TCNT overflows (initial value)
1
Watchdog timer mode:
WDTOVF signal output externally when TCNT
overflows. (Section 13.2.3, Reset Control/Status Register (RSTCSR),
describes in detail what happens when TCNT overflows in the watchdog
timer mode.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com