MCIMX6DP6AYM2AB datasheet(85/160 Pages) NXP

85 / 160 page

Electrical Characteristics

i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018

NXP Semiconductors

4.12.5.3

RGMII Signal Switching Specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver

devices.

Figure 45. RGMII Transmit Signal Timing Diagram Original

Table 54. RGMII Signal Switching Specifications1

1 The timings assume the following configuration:

DDR_SEL = (11)b

DSE (drive-strength) = (111)b

Symbol

Description

Min

Max

Unit

Tcyc

2 For 10 Mbps and 100 Mbps, T

cyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.

Clock cycle duration

7.2

8.8

TskewT

3 For all versions of RGMII prior to 2.0; This implies that PC board design will require clocks to be routed such that an additional

delay of greater than 1.2 ns and less than 1.7 ns will be added to the associated clock signal. For 10/100, the max value is

unspecified.

Data to clock output skew at transmitter

-100

900

TskewR

Data to clock input skew at receiver

2.6

Duty_G4

4 Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long

as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned

between.

Duty cycle for Gigabit

Duty_T4

Duty cycle for 10/100T

Tr/Tf

Rise/fall time (20–80%)

—

0.75

MCIMX6DP6AYM2AB bảng dữ liệu(PDF) 85 Page - NXP Semiconductors

MCIMX6DP6AYM2AB bảng dữ liệu(HTML) 85 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL