USB2641 datasheet(42/60 Pages) MICROCHIP

42 / 60 page

USB2640/USB2641

DS00001947C-page 42

 2015-2021 Microchip Technology Inc.

7.5.2.1

nRESET for EEPROM Configuration

7.5.3

USB BUS RESET

In response to the upstream port signaling a reset to the device, the device does the following:

Sets default address to ‘0’.

Sets configuration to: Unconfigured.

Negates PRTCTL[3:2] to all downstream ports.

Clears all TT buffers.

Moves device from suspended to active (if suspended).

Complies with Section 11.10 of the USB 2.0 Specification for behavior after completion of the reset sequence.

The host then configures the device and the device’s downstream port devices in accordance with the USB 2.0 Speci-

fication.

FIGURE 7-1:

NRESET TIMING FOR EEPROM MODE

TABLE 7-6:

NRESET TIMING FOR EEPROM MODE

Name

Description

MIN

TYP

MAX

Units

nRESET asserted.

sec

Device recovery/stabilization.

500

sec

8051 programs device configuration

msec

USB attach (See Note).

100

msec

Host acknowledges attach and signals USB reset.

100

msec

USB idle.

Undefined

msec

Completion time for requests (with or without data

stage).

msec

Note:

All power supplies must have reached the operating levels mandated in Section 9.0, "DC Parameters," on

page 47, prior to (or coincident with) the assertion of nRESET.

Note:

The device does not propagate the upstream USB reset to downstream devices.

nRESET

VSS

Hardware

reset

asserted

Device

Recovery/

Stabilization

8051 Sets

Configuration

Registers

Attach

USB

Upstream

USB Reset

recovery

Idle

Start

completion

request

response

USB2641 bảng dữ liệu(PDF) 42 Page - Microchip Technology

USB2641 bảng dữ liệu(HTML) 42 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL