| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX8QXPIEC bảng dữ liệu(PDF) 85 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX8QXPIEC bảng dữ liệu(HTML) 85 Page - NXP Semiconductors |
|
85 / 132 page ![]() Electrical characteristics i.MX 8QuadXPlus and 8DualXPlus Industrial Applications Processors, Rev. 0, 05/2020 NXP Semiconductors 85 4.10.8.5 MIPI-DSI LP-RX specifications δV/δtSR1,5,6,7 Slew Rate @ CLOAD= 0 pF 30 — 500 mV/ns Slew Rate @ CLOAD= 5 pF 30 — 200 mV/ns Slew Rate @ CLOAD= 20 pF 30 — 150 mV/ns Slew Rate @ CLOAD= 70 pF 30 — 100 mV/ns CLOAD Load Capacitance 0 — 70 pF 1 CLOAD includes the low equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be < 10 pF. The distributed line capacitance can be up to 50 pF for a transmission line with 2 ns delay. 2 The rise-time of TREOT starts from the HS common-level at the moment of the differential amplitude drops below 70 mV, due to stopping the differential drive. 3 With an additional load capacitance CCM between 0 to 60 pF on the termination center tap at RX side of the lane. 4 This parameter value can be lower then TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior as described in Low-Power Receiver section. 5 When the output voltage is between 15% and below 85% of the fully settled LP signal levels. 6 Measured as average across any 50 mV segment of the output signal transition. 7 This value represents a corner point in a piecewise linear curve. Table 85. MIPI low power receiver DC specifications Symbol Parameter Min Typ Max Unit VIH Logic 1 input voltage 880 — 1.3 mV VIL Logic 0 input voltage, not in ULP state — — 550 mV VIL-ULPS Logic 0 input voltage, ULP state — — 300 mV VHYST Input hysteresis 25 — — mV Table 86. MIPI low power receiver AC specifications Symbol Parameter Min Typ Max Unit eSPIKE1,2 1 Time-voltage integration of a spike above VIL when in LP-0 state or below VIH when in LP-1 state. 2 An impulse below this value will not change the receiver state. Input pulse rejection — — 300 V.ps TMIN-RX3 3 An input pulse greater than this value shall toggle the output. Minimum pulse width response 20 — — ns VINT Peak Interference amplitude — — 200 mV fINT Interference frequency 450 — — MHz Table 84. MIPI low-power transmitter AC specifications (continued) Symbol Parameter Min Typ Max Unit |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |