DA9220 datasheet(6/62 Pages) DIALOG

6 / 62 page

DA9220

High-Performance Dual-Channel DC-DC Converter

Datasheet

Revision 2.1

17-Sep-2020

CFR0011-120-00

6 of 62

Pinout

Figure 4: DA9220 Pinout Diagram (Top View)

Table 1: Pin Description

Pin No.

Pin Name

Type

(Table 2)

Drive

(mA)

Reset

State

Description

A1, B1

PVDD1

PWR

5000

Supply voltage for Buck1 power stage, decouple

with 10 µF and connect to same source as

AVDD

A2, B2

LX1

AIO

5000

Switch node of Buck1, connect a 100 nH

inductor between LX1 and output capacitor

A3, B3

PGND1

GND

5000

Buck1 power stage VSS rail

A4, B4

PGND2

GND

5000

Buck2 power stage VSS rail

A5, B5

LX2

AIO

5000

Switch node of Buck2, connect a 100 nH

inductor between LX2 and output capacitor

A6, B6

PVDD2

PWR

5000

Supply voltage for Buck2 power stage, decouple

with 10 µF and connect to same source as

AVDD

SCL/GPIO3

DIO

I2C clock or general purpose I/O

SDA/GPIO4

DIO

I2C data or general purpose I/O

IC_EN

Powers up SW control interface and auxiliary

circuitry (for example, bandgap, oscillator, and

references).

CONF/GPIO0

AI/DIO

Chip configuration or general purpose I/O

GPIO1

DIO

General purpose I/O

GPIO2

DIO

General purpose I/O

FB1N

Buck1 negative node of differential voltage

feedback, connect to VSS at point of load

FB1P

Buck1 positive node of differential voltage

feedback, connect to VOUT1 at point of load

AVDD

PWR

Supply rail for analog control circuitry, decouple

with 1 µF and connect to same source as PVDD

DA9220 bảng dữ liệu(PDF) 6 Page - Dialog Semiconductor

DA9220 bảng dữ liệu(HTML) 6 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL