AD9517-2ASLASHPCBZ datasheet(33/80 Pages) AD

33 / 80 page

Data Sheet

AD9517-2

Rev. F | Page 33 of 80

Phase-Locked Loop (PLL)

CLK

CHARGE PUMP

R DIVIDER

VCP

VSGND

STATUS

CPRSET

DIST

REF

RSET

DIVIDE BY

2, 3, 4, 5, OR 6

A/B

COUNTERS

N DIVIDER

REFMON

BYPASS

LOW DROPOUT

REGULATOR (LDO)

VCO

P, P + 1

PRESCALER

REF2

REF1

REFERENCE

SWITCHOVER

HOLD

VCO STATUS

REF_SEL

LOCK

DETECT

STATUS

CLK

PHASE

FREQUENCY

DETECTOR

PROGRAMMABLE

N DELAY

PROGRAMMABLE

R DELAY

PLL

REF

REFIN (REF1)

REFIN (REF2)

Figure 46. PLL Functional Blocks

The AD9517 includes an on-chip PLL with an on-chip VCO.

The PLL blocks can be used either with the on-chip VCO to

create a complete phase-locked loop or with an external VCO

or VCXO. The PLL requires an external loop filter, which

usually consists of a small number of capacitors and resistors.

The configuration and components of the loop filter help to

establish the loop bandwidth and stability of the operating PLL.

The AD9517 PLL is useful for generating clock frequencies

from a supplied reference frequency. This includes conversion

of reference frequencies to much higher frequencies for subsequent

division and distribution. In addition, the PLL can be exploited to

clean up jitter and phase noise on a noisy reference. The exact

choices of PLL parameters and loop dynamics are very application

specific. The flexibility and depth of the AD9517 PLL allow the

part to be tailored to function in many different applications

and signal environments.

Configuration of the PLL

The AD9517 allows flexible configuration of the PLL,

accommodating various reference frequencies, PFD

comparison frequencies, VCO frequencies, internal or external

VCO/VCXO, and loop dynamics. This is accomplished by the

various settings that include the R divider, the N divider, the

PFD polarity (only applicable to external VCO/VCXO), the

antibacklash pulse width, the charge pump current, the

selection of internal VCO or external VCO/VCXO, and the

loop bandwidth.

These are managed through programmable register settings

(see Table 52 and Table 54) and by the design of the external

loop filter. Successful PLL operation and satisfactory PLL loop

performance are highly dependent upon proper configuration

of the PLL settings. The design of the external loop filter is

crucial to the proper operation of the PLL. A thorough

knowledge of PLL theory and design is helpful.

ADIsimCLK™ (V1.2 or later) is a free program that can help

with the design and exploration of the capabilities and features

of the AD9517, including the design of the PLL loop filter. It is

available at www.analog.com/clocks.

Phase Frequency Detector (PFD)

The PFD takes inputs from the R counter and N counter and

produces an output proportional to the phase and frequency

difference between them. The PFD includes a programmable

delay element that controls the width of the antibacklash pulse.

This pulse ensures that there is no dead zone in the PFD transfer

function and minimizes phase noise and reference spurs. The

antibacklash pulse width is set by Register 0x017[1:0].

An important limit to keep in mind is the maximum frequency

allowed into the PFD, which in turn determines the correct

antibacklash pulse setting. The antibacklash pulse setting is

specified in the phase/frequency detector parameter of Table 2.

AD9517-2A/PCBZ bảng dữ liệu(PDF) 33 Page - Analog Devices

AD9517-2A/PCBZ bảng dữ liệu(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL