IMX6SDLCEC datasheet(107/169 Pages) NXP

tên linh kiện	IMX6SDLCEC

Giải thích chi tiết về linh kiện	i.MX 6Solo/6DualLite Applications Processors for Consumer Products

PDF	169 Pages

Scroll/Zoom	100%

nhà sản xuất	NXP [NXP Semiconductors]

Trang chủ	http://www.nxp.com

Logo

107 / 169 page

Electrical Characteristics

i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018

NXP Semiconductors

107

4.11.12.2 MIPI D-PHY Signaling Levels

The signal levels are different for differential HS mode and single-ended LP mode. Figure 67 shows both

the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below

the LP low-level input threshold such that LP receiver always detects low on HS signals.

Figure 67. D-PHY Signaling Levels

ZID

Differential input impedance

—

125

LP Line Receiver DC Specifications

VIL

Input low voltage

—

550

VIH

Input high voltage

—

920

—

VHYST

Input hysteresis

—

Contention Line Receiver DC Specifications

VILF

Input low fault threshold

—

200

—

450

Table 70. Electrical and Timing Information (continued)

Symbol

Parameters

Test Conditions

Min

Typ

Max

Unit

HS Vout

Range

HS Vcm

Range

Max VOD

Min VOD

VCMTX,MIN

VOLHS

VCMTX,MAX

VOHHS

LP VIL

VOL

VIH

VOH,MAX

VOH,MIN

VIH

VIL

LP Threshold

Region

VGNDSH,MA

VGNDSH,MIN

GND

LP VOL

HS Differential Signaling

LP Single-ended Signaling

IMX6SDLCEC bảng dữ liệu(PDF) 107 Page - NXP Semiconductors

IMX6SDLCEC bảng dữ liệu(HTML) 107 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL