PCF8553DTTSLASHA datasheet(36/51 Pages) NXP

36 / 51 page

NXP Semiconductors

PCF8553

40 × 4 LCD segment driver

VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified; all timing values are valid within the

operating supply voltage and Tamb range and are referenced to VIL and VIH with an input voltage swing of VSS to VDD. [1]

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

rise time of both SDA and

SCL signals

fSCL = 400 kHz

0.3

µs

fall time of both SDA and

SCL signals

0.3

µs

capacitive load for each

bus line

400

tw(spike)

spike pulse width

on the I2C-bus

Table 19. I2C-bus characteristics...continued

[1]

The I2C-bus interface of PCF8553 is 5 V tolerant.

SDA

mga728

SDA

SCL

tSU;STA

tSU;STO

tHD;STA

tBUF

tLOW

tHD;DAT

tHIGH

tSU;DAT

Figure 26. I2C-bus timing waveforms

VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified; all timing values are valid within the

operating supply voltage and Tamb range and are referenced to VIL and VIH with an input voltage swing of VSS to VDD.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Pin SCL

fSCL

SCL clock frequency

MHz

tLOW

LOW period of the SCL

clock

150

tHIGH

HIGH period of the SCL

clock

rise time

100

fall time

100

Pin CE

Table 20. SPI-bus characteristics

PCF8553

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 20 April 2021

36 / 51

PCF8553DTT/A bảng dữ liệu(PDF) 36 Page - NXP Semiconductors

PCF8553DTT/A bảng dữ liệu(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL